Cadence Design Systems, Inc.

Tamires Vargas Capanema Franco Santos

Fabiano Cruz Peixoto

Andrea Iabrudi Tavares

Artur Melo Mota Costa

Regina Mara Amaral Fonseca

Laiz Lipiainen Santos

Alberto Manuel Arias Drake

Patricia Sette Câmara Haizer

Lucas Ferreira De Melo Diniz

Nathália Peixoto Reis

The present disclosure relates to a computer-implemented method for use in an electronic design. The method may include receiving, using at least one processor, an electronic design and analyzing the electronic design. The method may further include generating one or more preconditions representative of metastability effects at the output of at least one synchronizer associated with the electronic design. The method may also include generating, based upon, at least in part, the one or more preconditions, one or more properties configured to analyze a propagation of the metastability effects associated with the at least one synchronizer.

Systems and methods for automatic formal metastability fault analysis in an electronic design

Growing community of inventors

Belo Horizonte, Brazil

Tamires Vargas Capanema Franco Santos