Sony Corporation

Ngk Spark Plug Company, Limited

Sony Semiconductor Solutions Corporation

Saturn Licensing LLC

Takeshi Ohno

Kazuyuki Takahashi

Satoshi Okada

Shinichiro Miyazaki

Akira Shirahama

Toshifumi Kojima

Toshikatsu Takada

Toshikazu Horio

Susumu Wakamatsu

Ayako Kawamura

Masaki Ono

Kouichi Uchimura

Nobuo Ueki

Hideki Ishikawa

Hiroshi Sumi

Shinichi Takeda

Hideki Uematsu

Takafumi Shichida

Hiroya Ishikawa

Shunsuke Tsuga

Dai Nishijima

Satoru Ishida

This technology relates to a transmission apparatus, a reception apparatus, and a data processing method for easily implementing circuits on the receiving side. There is provided a transmission apparatus including a processing section configured to process a stream with respect to each of multiple PLPs included in a broadcast signal, the stream being constituted by packets, the processing section further causing a header of each of the packets to include mapping information mapped to identification information identifying the PLP to which each of the packets belongs. This technology may be applied to data transmission methods such as the IP transmission method or the MPEG2-TS method, for example.

Transmission apparatus, reception apparatus, and data processing method

A reception apparatus includes a demodulation circuit configured to demodulate packets obtained with respect to each of multiple PLPs included in a broadcast signal; and a processing circuit configured to process the packets demodulated by the demodulation circuit. The demodulation circuit and the processing circuit are connected with each other via a single interface or interfaces fewer than the number of the PLPs. The demodulation circuit adds identification information to a specific packet among the packets obtained with respect to each of the PLP, the identification information identifying the PLP to which each of the packets belongs. The processing circuit identifies the PLP to which belongs each of the packets input from the demodulation circuit via the single interface or the interfaces fewer than the number of the PLPs, based on the identification information obtained from the specific packet.

Reception apparatus and data processing method

The present technology relates to a transmission apparatus, a transmission method, a reception apparatus, and a reception method that make it possible to detect a watermark more easily. The transmission apparatus includes a generation section and a transmission section. The generation section generates watermark information for detecting a watermark. The transmission section transmits a broadcast signal including the watermark and the watermark information. When the transmission apparatus is provided, it enables the reception apparatus at a receiving end to detect the watermark more easily. The present technology is applicable, for example, to a transmission system including the transmission apparatus and the reception apparatus.

Transmission apparatus, transmission method, reception apparatus, and reception method

A configuration is realized in which a packet delimiter can be discriminated from an MMTP packet string including MMT format data, and a packet can be selectively acquired and reproduced. The MMT format data is input through a broadcast wave or the like, a packet length of an MMT protocol (MMTP) packet including the MMT format data is acquired, and recording data in which an additional header storing the acquired packet length is set before the MMTP packet, is generated, and is recorded in an information recording medium. A reproducing device is capable of discriminating a delimiter of each MMTP packet, according to the packet length of the MMTP packet, read from the additional header, is capable of acquiring reproducing data, for example, image data, from the selected packet, and is capable of decoding and reproducing the acquired data.

Information processing device, information recording medium, and information processing method, and program

The fuel cell includes a fuel cell stack in which a plurality of planar power generation cells are stacked in a thickness direction thereof. The fuel cell also includes a heat exchanger provided between the two adjacent power generation cells in the stacking direction and in contact with the power generation cells, and including an internal first flow path that passes the oxidant gas or fuel gas supplied from outside. The fuel cell also includes a second flow path connected to an outlet side of the first flow path of the heat exchanger and to the cathode side or the anode side of each of the power generation cells, and supplying the oxidant gas or fuel gas that has passed through the first flow path to the cathode side or anode side of each of the power generation cells on both sides in the stacking direction of the heat exchanger.

Fuel cell

A fuel cell and a fuel cell stack. A cathode () of a fuel cell () assumes the form of a square plate and is composed of a lower layer () on a side toward a solid oxide body (), and an upper layer () which covers the outer surface of the lower layer (). The lower layer () is square in planar shape, and its four side surfaces stand upright in its thickness direction. The upper layer () is square in planar shape and has a square main surface (outer surface) () which faces outward in its thickness direction, and side surfaces at its four sides. Opposite side surfaces () and () residing in a flow path extending between an oxidizing gas inlet side and an oxidizing gas outlet side are flat and inclined toward the center of the outer surface ().

Fuel cell and fuel cell stack

A solid oxide fuel cell includes a fuel cell main body which includes a cathode layer, a solid electrolyte layer, and an anode layer and which has a power generation function; a connector disposed to face one electrode layer of the cathode layer and the anode layer; a current collector which is disposed between the one electrode layer and the connector and which is in contact with a surface of the one electrode layer and a surface of the connector, the surfaces facing each other, to thereby electrically connect the one electrode layer and the connector; and a groove provided in a portion of a surface of the one electrode layer, which surface is located on the side where the one electrode layer is in contact with the current collector, the portion of the surface being not in contact with the current collector.

Solid oxide fuel cell

There is provided an optical module for coupling with a fiber optic cable through an optical connector, including a module body connectable with a plug of the optical connector by a dedicated guide pin, with a side surface of the module body being opposed to a mating surface of the connector plug at which an end face of the fiber optic cable is exposed, and an optical element mounted to the module body and having an optical axis brought into alignment with an optical axis of the fiber optic cable upon fitting of the guide pin into the module body and the connector plug.

Optical module, optical module substrate and optical coupling structure

A digital image decoding apparatus and method designed to improve the efficiency of use of the bandwidth of the frame memory. A motion compensation buffer memory is formed in one integrated circuit together with a motion compensation prediction section. Groups of data items forming macroblocks in image data of a region probable to be referred to are transferred one after another from the motion compensation buffer memory. Groups of data items corresponding to image lines are transferred one after another from a frame memory to the motion compensation buffer memory.

Apparatus and method for decoding digital image and provision medium

The invention provides an image processing apparatus and method as well as a providing medium by which deterioration of the vertical resolution is prevented and conspicuous appearance of line flickering is suppressed. In order to convert an interlaced video signal having 525 scanning lines into another progressive video signal having 525 scanning lines while maintaining the image size, in an odd-numbered field, a line after conversion is offset by 0.5 H (H is the distance between horizontal scanning lines of the inputted video signal). Consequently, pixel data of each line Oi are produced from pixel data of two lines Ii and Ii&plus;1 before conversion. As a result, pixels of a line on the boundary between white pixels and black pixels have a gray color. In an odd-numbered field, no offset is given, and pixel data of each line I of the field before conversion are set as they are as pixel data of each line Oi of the field after conversion. The pixels of the line on the boundary between the white and black pixels become white or gray pixels, and consequently, when compared with an alternative case wherein such pixels on the boundary line are white and black pixels, line flickering is prevented from being observed conspicuously on a display screen.

Image processing apparatus, method and providing medium

There is provided delay means for allowing a delay difference to be provided between the timing of image size information which is set into writing side memory control means and the timing of image size information which is set into reading side memory control means in a manner such that the image size when data is written into first and second field memories and the image size when the data is read out from the first and the second field memories coincide. The image size information is set into the writing side memory control means and the reading side memory control means so as to have a delay difference between them. The image size is set by controlling the first and the second field memories in accordance with the image size information by the writing side memory control means and the reading side memory control means. A switching control of every field is performed in a manner such that while the writing process is performed to one of the field memories, the reading process is performed to the other field memory.

Image processing apparatus, image processing method, and television receiver

When an image size is changed by using a linear interpolating process, a picture quality is improved so as not to overlap the position of an original signal and the position of an interpolation signal. An interpolation interval Vdp which is derived from an original image and an image size after the conversion is stored into a register of an input side and is accumulated and added by an adder from a register of an output side through a selector. A predetermined calculation is performed and an offset value q.sub.0 is obtained in a circuit. The value q.sub.0 is selected by the selector and the register of the output side is initialized for a vertical blanking period. Thus, a value (.delta.+nVdp) in which the value q.sub.0 was added to the accumulation value of Vdp is derived. On the basis of the value (.delta.+nVdp), a read address (n) of the original image and linear interpolation coefficients q.sub.n1 and q.sub.n2 are obtained. A similar process is also executed for the horizonal direction and an address (m) and coefficients p.sub.n1 and p.sub.n2 are obtained. A proper offset value is added to the interpolating position and the picture quality can be improved without overlapping the original signal and the interpolating position.

Growing community of inventors

Saitama, Japan

Takeshi Ohno