Cadence Design Systems, Inc.

Takashi Ueda

Jeffrey Scott Earl

Sandeep Brahmadathan

Utpal Mahanta

Various embodiments described herein provide for a data transfer mechanism for a memory device, such as a Double Data Rate (DDR) memory device, which can improve critical timing within the memory device without a latency impact. In addition, various embodiments described herein provide for a switching sequence for a memory device, which can improve switching time for the memory device.

Growing community of inventors

Cupertino, CA, United States of America

Takashi Ueda