Sumitomo Electric Industries, Limited

Takashi Go

Takashi Ishizuka

Takuma Fuyuki

Tomohiro Doi

A vapor phase growth device includes a flow channel defining a space through which a source gas for forming an epi layer flows, a susceptor configured to hold a substrate in a state where the substrate faces the space, and a first member disposed vertically above and opposite to the susceptor, the first member having a thermal expansion coefficient not less than 0.7 times and not more than 1.3 times the thermal expansion coefficient of the substrate. The flow channel includes a holding portion configured to hold the first member.

Vapor phase growth device, and EPI wafer producing method

A semiconductor laminate includes a substrate composed of InP, a first buffer layer composed of InP containing less than 1&#xd7;10cmSb and disposed on the substrate, and a second buffer layer composed of InGaAs and disposed on the first buffer layer. The first buffer layer includes a first layer that has a higher concentration of Sb than the substrate and that is arranged to include a first main surface which is a main surface of the first buffer layer on the substrate side. The second buffer layer includes a second layer that has a lower concentration of Sb than the first layer and that is arranged to include a second main surface which is a main surface of the second buffer layer on the first buffer layer side.

Semiconductor laminate and light-receiving element

A semiconductor laminate includes a substrate formed of a group III-V compound semiconductor and a quantum well structure disposed on the substrate. The quantum well structure includes a second element layer formed of a group III-V compound semiconductor and containing Sb and a first element layer formed of a group III-V compound semiconductor and disposed in contact with the second element layer. In the first element layer, the thickness of a region in which the content of Sb decreases in a direction away from the substrate from 80% of the maximum content of Sb in the second element layer to 6% of the maximum content is from 0.5 nm to 3.0 nm inclusive.

Semiconductor laminate, light-receiving element, and method for manufacturing semiconductor laminate

A semiconductor stacked body includes a base layer containing a III-V group compound semiconductor, a light-receiving layer containing a III-V group compound semiconductor, a control layer containing a III-V group compound semiconductor and disposed in contact with the light-receiving layer, a diffusion blocking layer containing a III-V group compound semiconductor and a p-type impurity that generates a p-type carrier, the diffusion blocking layer having a p-type impurity concentration of 1&#xd7;10cmor less, and a contact layer containing a III-V group compound semiconductor and having p-type conductivity. These layers are stacked in this order. The concentration of an element in the control layer, the element being identical to a group V element contained in the light-receiving layer, is lower on a main surface of the control layer adjacent to the diffusion blocking layer than on a main surface of the control layer adjacent to the light-receiving layer.

Growing community of inventors

Osaka, Japan

Takashi Go