Matsushita Electric Industrial Co., Ltd.

Takashi Andoh

Wataru Hirai

Hiroyuki Fujiwara

Hironori Konno

Hiroaki Imagawa

Shinichiro Endo

Yuuji Nagasawa

Keiichi Kusumoto

Tomoyuki Kumamaru

Tetsuji Gotoh

An apparatus for supplying a component carrier in the form of a tape is provided. The component carrier has a number of cavities formed on one surface thereof for containing components. A pair of spaced first and second guide plates that function to guide one surface of the component carrier. A movable guide plate is disposed between the first and second guide plates so that it can move back and forth between a first position adjacent to the first guide plate for defining a component pickup station and a second position adjacent to the second guide plate. The movable guide plate has an extension which extends along at least one longitudinal edge of the component carrier and opposes the one surface of the component carrier for preventing movement thereof when the movable guide plate takes the first position.

Component supply system

An apparatusfor supplying a component carrier in the form of a tape is provided. The component carrierhas a number of cavitiesformed on one surface thereof for containing components. A pair of spaced first and second guide platesandguide one surface of the component carrier. A movable guide plateis disposed between the first and second guide plates so that it can move back and forth between a first position adjacent to the first guide plate for defining a component pickup stationand a second position adjacent to said second guide plate. The movable guide plate has an extensionwhich extends along at least one longitudinal edge of the component carrier and opposes to said one surface of said component carrier for preventing movement thereof when the movable guide plate takes the first position.

Part feeder

In a static circuit or the like, upper and lower terminals are both set to a first power supply potential Vdd in the operating state of an inverter circuit. In the non-operating state, the power supply potential of the upper terminal is reduced to a second power supply potential Vdd (<<Vdd ). Provided that an input signal of the inverter circuit has a potential Vdd (H level), an output signal thereof must be held at the ground potential (L level) in the operating state. This requires that a conductance Gp of a PMOS transistor and a conductance Gn of a NMOS transistor satisfy the relation: Gp<Gn. Therefore, a well terminal (lower terminal) of the PMOS transistor is set to a potential higher than the power supply potential Vdd in order to maintain the relation: Gp<Gn. Accordingly, a signal determined by the circuit in the operating state can be held even in the non-operating state, and the power supply voltage is set to an extremely low potential in the non-operating state of the circuit.

Semiconductor integrated circuit for holding an output signal of an output terminal in a non-operating state

Growing community of inventors

Yamanashi, Japan

Takashi Andoh