Fujitsu Corporation

Takamitsu Tsuchimoto

Akira Hattori

Saburo Kaneda

Katsuyuki Hamada

Hideo Suzuki

Makoto Mukai

Kazuyuki Shimizu

Mikio Nishihara

Tatsuro Yoshimura

Takao Uehara

Fujio Ikegami

Masahiro Oda

Kaoru Hiraoka

Hideo Masuzawa

Toshio Shimada

Tatsushi Miyazawa

Mitsuru Sanagai

Data processing system having hierarchical memories

A communication system operation between computer systems which realizes highly efficient data transfer in a data processing system has sender and receiver subsystems operating under the control of an independent or common operating system. The communication system also includes: a plurality of sending buffers, a sending buffer address table having a plurality of entries and a buffer control block in the sender subsystem and a plurality of receiving buffers, a receiving buffer address table having a plurality of entries and a buffer control block in the receiver subsystem, and the communication path for transferring the data stored in the sending buffer to the receiving buffer.

Inter-subsystem communication system

An address control system for software simulation in a virtual machine system having a virtual storage function. When a simulator program is simulating an instruction of a program to be simulated, an address translation of an operand address in the program to be simulated is achieved using a translation lookaside buffer, thereby greatly reducing the overhead for the address translation during the simulator program execution.

Address control system for software simulation

A printed board comprising a plurality of through holes formed therein and located on intersecting points of an X-Y orthogonal basic grid, and an oblique conductor pattern, wherein conductors are formed along channels arranged in accordance with a principle that one conductor passes between adjacent grid points arranged in the X direction, while two or more conductors pass between adjacent grid points arranged in the Y direction, and each conductor obliquely extends in a zigzag line without contacting the grid points. Such conductor pattern ensures a high density and minimum length of wiring.

Printed board

An electronic device which includes at least one semiconductor chip with at least one circuit element thereon and connection patterns thereon being connected to the circuit element or elements. The connection patterns comprise a lower connection pattern, which is standardized and widely applicable to many kinds of circuits, and an upper connection pattern, which is positioned on the upper side of said lower connection pattern. The upper connection pattern and the lower connection pattern are connected in conformity with the desired circuit to be obtained.

Semiconductor device

In a data processing system having an intermediate buffer memory provided between a large space main memory and small space, high speed buffer memories of a plurality of processors, a data block of the intermediate buffer memory to be replaced with a data block of the main memory is determined by utilizing LRU (Least Recently Used) algorithm as well as copy flags employed in buffer invalidation processing. In the intermediate buffer memory, a data block that the number of its copy flags in the ON state is smaller than any other data blocks, is selected as the data block to be replaced. The fact that the number of copy flags in the ON state implies that the data block is not frequently used by the processors. Replacement of such a data block alleviates the burden of the buffer invalidation processing imposed on the intermediate buffer memory.

Data processing system having an intermediate buffer memory

A plurality of logic circuits having log in-out functions are connected in sequence. A clock distribution circuit is connected to each sequential logic circuit via a corresponding one of a plurality of bidirectional lines. A mode designation signal is supplied in common to each sequential logic circuit and the clock distribution circuit. A sequential logic circuit selection signal, which selects one of the sequential logic circuits, is supplied to the clock distribution circuit. A clock signal is supplied from the clock distribution circuit to each sequential logic circuit via the bidirectional lines in the clock mode. Log in data is supplied from the clock distribution circuit to the sequential logic circuit via a specific bidirectional line in accordance with the sequential logic circuit selection signal in the log in mode. Log out data is supplied to the clock distribution circuit from the sequential logic circuit in the log out mode via a specific bidirectional line in accordance with the sequential logic circuit selection signal.

Log in-out system for logic apparatus

Growing community of inventors

Kawasaki, Japan

Takamitsu Tsuchimoto