Globalfoundries Inc.

Tae Hoon Lee

Songkram Srivathanakul

Rohit Pal

Tsung-Liang Chen

Hung-Wei Liu

Hsin-Neng Tai

Huey-Ming Wang

Danni Chen

Haiting Wang

Chang Ho Maeng

Ashish Kumar Jha

Tae-Hoon Kim

Methods of facilitating gate height uniformity by controlling recessing of dielectric material and semiconductor devices formed from the methods are provided. The methods include, for instance, forming a transistor of the semiconductor device with an n-type transistor and a p-type transistor, the n-type transistor and the p-type transistor including plurality of sacrificial gate structures and protective masks at upper surfaces of the plurality of sacrificial gate structures; providing a dielectric material over and between the plurality of sacrificial gate structures; partially densifying the dielectric material to form a partially densified dielectric material; further densifying the partially densified dielectric material to create a modified dielectric material; and creating substantially planar surface on the modified dielectric material, to control dielectric material recess and gate height.

Gate height uniformity in semiconductor devices

In general, aspects of the present invention relate to approaches for forming a semiconductor device such as a FET with reduced gate stack height variance. Specifically, when a gate stack height variance is detected/identified between a set of gate stacks, a hard mask layer and sets of spacers are removed from the uneven gate stacks leaving behind (among other things) a set of dummy gates. A liner layer and an inter-layer dielectric are formed over the set of dummy gates. The liner layer is then removed from a top surface (or at least a portion thereof) of the set of dummy gates, and the set of dummy gates are then removed. The result is a set of gate regions having less height variance/disparity.

Reducing gate height variance during semiconductor device formation

Growing community of inventors

Clifton Park, NY, United States of America

Tae Hoon Lee