Intel Corporation

T Scott Cummins

David M Puffer

Bruce A Young

Michael F Cole

Scott A Goble

One embodiment of the present invention is an apparatus for detecting a bus deadlock in an electronic system. The apparatus includes a bus tracker circuit to monitor bus transactions to detect a condition that indicates the occurrence of a wait cycle or a retry cycle. The apparatus also includes a counter circuit to indicate that the bus tracker circuit has detected the condition a predetermined number of times.

Method and apparatus for detecting a bus deadlock in an electronic system

One embodiment of the present invention includes an apparatus for inserting an error signal onto a bidirectional signal line. The apparatus includes a first switch for decoupling a first terminal of the bidirectional signal line from a second terminal of the bidirectional signal line, a second switch for coupling the error signal to the first terminal, and a third switch for coupling the error signal to the second terminal. The apparatus also includes a control unit for generating a switch enable signal. When the switch enable signal is deasserted, the first switch closes and the second and third switches open, such that the first terminal is coupled to the second terminal. When the switch enable signal is asserted, the first switch opens and the second and third switches close, such that the error signal is coupled to the first and second terminals.

Method and apparatus for inserting an error signal onto a bidirectional

A memory interface device for interfacing between the local bus and a memory bus. The memory bus is coupled to a static memory and a dynamic memory. The interface device includes first and second internal buses coupled to a selecting device. The selecting device selectively couples one of the first and second internal buses to the memory bus. The memory interface device further includes an interface control unit having an input coupled to the local bus for receiving address and control signals. The interface control unit further has an output, coupled to the first internal bus for generating gating each data transfer in the burst in response to the address and control signals.

Growing community of inventors

Phoenix, AZ, United States of America

T Scott Cummins