Taiwan Semiconductor Manufacturing Comp. Ltd.

Szu-ju Huang

Yi-Lin Chuang

Yin-An Chen

Henry Lin

Amos Hong

Shih-Yao Lin

Shih Feng Hung

Systems and methods are provided for predicting systematic design rule check (DRC) violations in a placement layout before routing is performed on the placement layout. A systematic DRC violation prediction system includes DRC violation prediction circuitry. The DRC violation prediction circuitry receives placement data associated with a placement layout. The DRC violation prediction circuitry inspects the placement data associated with the placement layout, and the placement data may include data associated with a plurality of regions of the placement layout, which may be inspected on a region-by-region basis. The DRC violation prediction circuitry predicts whether one or more systematic DRC violations would be present in the placement layout due to a subsequent routing of the placement layout.

Rule check violation prediction systems and methods

A violation prediction system includes machine learning circuitry trained based on past data to predict the presence of violations in electronic device designs after routing has been performed. The machine learning circuitry configured to predict, based on the past data and a pre-routing layout of an electronic device design, whether one or more violations would be present in in the electronic device design due to routing of the layout.

Static voltage drop (SIR) violation prediction systems and methods

Growing community of inventors

Hsinchu, Taiwan

Szu-ju Huang