Micron Technology Incorporated

Swee Kang Chua

Yong Poo Chia

Suan Jeung Boon

Wei Zhou

Meow Koon Eng

Siu Waf Low

Yong Loo Neo

Shuang Wu Huang

Systems and methods for packaging integrated circuit chips in castellation wafer level packaging are provided. The active circuit areas of the chips are coupled to castellation blocks and, depending on the embodiment, input/output pads. The castellation blocks and input/output pads are encapsulated and held in place by an encapsulant. When the devices are being fabricated, the castellation blocks and input/output pads are sawed through. If necessary, the wafer portion on which the devices are fabricated may be thinned. The packages may be used as a leadless chip carrier package or may be stacked on top of one another. When stacked, the respective contacts of the packages are preferably coupled. Data may be written to, and received from, packaged chips when a chip is activated. Chips may be activated by applying the appropriate signal or signals to the appropriate contact or contacts.

Castellation wafer level packaging of integrated circuit chips

Growing community of inventors

Singapore, Singapore

Swee Kang Chua