Polycore Software, Inc.

Sven Brehmer

Tamer Abuelata

Iulian Stoica

David Turner

An apparatus and associated method of generating a multi-core communication topology. The topology corresponding to a predetermined number of cores of a multi-core computer, is generated with an application programming device. A number of nodes are described for mapping to the predetermined number of available cores of the multi-core communication topology. Properties of each of the number of nodes are specified. Communication between each of the nodes of the multi-core communication topology is specified using a dedicated multi-core communication library of an electronic memory of the application programming device. A validated output file is generated for the multi-core topology at the application programming device. The output file to is processed to generate a multi-core communication capable executable application program interface (API) for the multi-core computer.

Apparatus and associated methodology of generating a multi-core communications topology

A computer-implemented method for generating a memory map of a target computer includes specifying, from a plurality of identifiers stored in a memory of a host computer, at least one identifier associated with a memory layout of the target computer. The method further includes specifying a value associated with the specified at least one identifier. The method further includes generating a memory map definition of the memory map using the at least one identifier and the associated at least one value. The method also includes deploying software on the target computer, the software incorporating the memory map definition and including an executable instruction that references the at least one identifier which is replaced with the associated value.

Growing community of inventors

Foster City, CA, United States of America

Sven Brehmer