International Business Machines Corporation

Suresh D Kadakia

David Clifford Long

Sudipta Kumar Ray

Jason Lee Frankel

Mukta G Farooq

Hilton T Toy

Kamal Kumar Sikka

Benjamin V Fasano

Jeffrey Allen Zitz

Frank Louis Pompeo

Harvey Charles Hamel

Harsaran S Bhatia

Raymond Morris Bryant

John Ulrich Knickerbocker

Govindarajan Natarajan

Mario John Interrante

Sarah Huffsmith Knickerbocker

Peter Jeffrey Brofman

Shashi D Malaviya

Herbert I Stoller

Paul Robert Walling

Mark Harrison McLeod

Christopher D Setzer

Michael S Cranmer

Kenneth A Bird

Abubaker S Shagan

Richard O Seeger

Francis F Cappo

Satyapal S Bhatia

Scott A Sikorski

Harsaran S Bahatia

A multi-chip electronic package and methods of manufacture are provided. The multi-chip package includes a plurality of chips mounted on a chip carrier. The multi-chip package further includes a lid mounted on the chip carrier using a bonding material or compression seal, and at least one single piston extending from the lid. Each piston covers an entirety of multiple chips of the plurality of chips.

Multichip electronic packages and methods of manufacture

A tamper resistant, integrated circuit (IC) module includes a ceramic-based chip carrier; one or more integrated circuit chips attached to a top surface of the chip carrier; a ceramic-based cap structure attached to the top surface of the chip carrier, and covering the one or more integrated circuit chips; and a conductive grid structure embedded within the chip carrier and the cap structure, the conductive grid structure having a plurality of meandering lines disposed in an x-direction, a y-direction, and a z-direction; wherein the conductive grid structure is configured so as to detect an attempt to penetrate the IC module.

Structure for implementing secure multichip modules for encryption applications

A tamper resistant, integrated circuit (IC) module includes a ceramic-based chip carrier, one or more integrated circuit chips attached to the chip carrier, and a cap structure attached to the chip carrier, covering the one or more integrated circuit chips. A conductive grid structure is formed in the chip carrier and cap structure, the conductive structure having a plurality of meandering lines disposed in an x-direction, a y-direction, and a z-direction. The conductive grid structure is configured so as to detect an attempt to penetrate the IC module.

Method and structure for implementing secure multichip modules for encryption applications

A process for the manufacture of a multilayer ceramic substrate includes fabricating the multilayer ceramic substrate from a monolith fabricated from universal layers and a monolith fabricated from custom layers. The universal layer monolith and the custom layer monolith are then joined to form the complete structure of the MLC substrate.

Process for the manufacture of multilayer ceramic substrates

A method of substrate design of a multilayer ceramic module that uses menu die of the same size. One of these menu die provides a &ldquo;generic&rdquo; substrate design having internal wiring with the greatest number of input/output (I/O) signal leads of all the dies available. Middle (redistribution) layers include electrical interconnections for both power and the I/O signal lead wires between the die interface terminals and a bottom surface metallurgy (BSM) layer that has electrical connector pads by use of a customization layer.

Substrate design of a chip using a generic substrate design

The present invention relates generally to a new apparatus and method for forming non-planar surfaces in substrates. More particularly, the invention encompasses an apparatus and a method for fabricating non-planar surfaces in semiconductor substrates wherein at least one zero compression set pad, such as a closed cell porous pad in combination with at least one elastic pad is placed over the non-planar surface prior to lamination and is caused to conform to the contour of the non-planar surface, thus preventing collapse of, or damage to, the non-planar features, such as, shelves or corners during the lamination process. After the lamination process, the zero compression set pad are conveniently removed from the non-planar surface area without causing any damage to the non-planar surface features, such as, shelves or corners or having any paste pull-outs. These zero compression set pads can be reused multiple number of times to form these MLC cavity substrates or similar other structures or features.

Method of protecting a non-planar feature using compressive pads and apparatus thereof

An electronic component package comprising a substrate having at least one die-receiving cavity formed therein, the cavity being defined by a die-receiving surface and an inner sidewall having a terraced contour, the substrate having an exterior surface bordering the cavity perimeter, the inner sidewall extending between the die-receiving surface and the substrate exterior surface, and at least one capacitor positioned completely within the cavity and mounted to the terraced contour of the inner sidewall.

Electronic component package with decoupling capacitors completely

A direct distribution wiring system is provided which facilitates the effecting of repair or engineering change in a Multi-chip module (MCM) while eliminating the need for redistribution and/or buried connections between IC attachment pads and engineering change pads, thus eliminating the need for patterned conductor layers corresponding to such functions. The operation of the MCM is improved by the wiring system allowing the reduction of lumped capacitances by disconnection of defective conductors, accomplished by providing severable connectors in a direct distribution structure, as well as the elimination of redistribution wiring layers and increased IC density on the MCM. Full potential fault coverage as well as full discretion in reversible engineering changes is provided by forming all elements of the wiring system on the surface of the device.

Direct distribution repair and engineering change system

Growing community of inventors

Poughkeepsie, NY, United States of America

Suresh D Kadakia