Intel Corporation

Sunil Nekkanti

Abhishek R Appu

Altug Koker

Bhushan M Borole

Iqbal Rajwani

Anupama Ambardar Thaploo

Kamal Sinha

Wenyin Fu

In one embodiment, a graphics processor includes a register file having a plurality of storage segments to store information and output a plurality of segment outputs via a plurality of segmented bitlines to a static logic circuit to receive the plurality of segment outputs from the plurality of storage segments and to output read data based on the plurality of segment outputs. The register file may output the read data with a same amount of power without regard to a logic state of the read data. Other embodiments are described and claimed.

System, apparatus and method for segmenting a memory array

In an embodiment, a processor includes at least one processor core and at least one graphics processor. The at least one graphics processor may include a register file having a plurality of entries, where at least a portion of the at least one graphics processor is to operate at a first operating frequency and the register file is to operate at a second operating frequency greater than the first operating frequency, to enable the at least one graphics processor to issue a plurality of write requests to the register file in a single clock cycle at the first operating frequency and receive a plurality of data elements of a plurality of read requests from the register file in the single clock cycle at the first operating frequency. Other embodiments are described and claimed.

System, apparatus and method for providing a local clock signal for a memory array

Growing community of inventors

Rancho Cordova, CA, United States of America

Sunil Nekkanti