Silicon Mitus, Inc.

Hangzhou Silicon-magic Semiconductor Technology Co., Ltd.

Silicon-magic Semiconductor Technology (hangzhou) Co., Ltd.

Sung Ryong Lee

Young Jae Chang

Jae Sam Shim

A clock and data recovery device includes an equalizer that compensates for channel loss of input data, a phase detector that compares data output from the equalizer and a fed back clock and outputs an up signal and a down signal, a charge pump that operates according to the up signal and the down signal to output a control signal, a loop filter that removes a high-frequency component included in the control signal output from the charge pump, a voltage-controlled oscillator that changes a frequency of the clock and outputs the clock according to the control signal from which the high-frequency component is removed, and a voltage-controlled oscillator buffer that adjusts a slew rate of the clock output by the voltage-controlled oscillator according to the up signal and the down signal directly received from the phase detector and transmits the clock to the phase detector.

Clock and data recovery device

A phase locked loop includes a main voltage-controlled oscillator for which an oscillation frequency is adjusted by an offset current and a control voltage (Vctrl), the offset current being set by an offset current setting code (VCO_CON), a phase frequency detector configured to adjust the control voltage by comparing an output signal (mCLK) of the main voltage-controlled oscillator and an input data signal (Data), and an offset current setter configured to generate the offset current setting code for setting the offset current of the main voltage-controlled oscillator. The offset current setter includes n sample voltage-controlled oscillators configured to generate n signals with different frequencies, respectively, and n counters configured to compare frequencies of each of the signals (sCLK) output from the n sample voltage-controlled oscillators and the input data signal, and is configured to generate the offset current setting code based on a comparison result of the n counters.

Phase locked loop having fast lock function

A clock and data recovery device includes an equalizer that compensates for channel loss of input data, a phase detector that compares a data output from the equalizer with a clock fed back and outputs an up signal and a down signal, a charge pump that operates according to the up signal and the down signal and outputs a control signal, a loop filter that removes high-frequency components included in the control signal, a voltage controlled oscillator that changes a frequency of the clock and outputs a clock with changed frequency, and a data phase adjuster that synchronizes the clock output from the voltage controlled oscillator and the data output from the equalizer by adjusting a phase of the data output from the equalizer by receiving the up signal and the down signal output from the phase detector.

Growing community of inventors

Seongnam-Si, South Korea

Sung Ryong Lee