Samsung Electronics Co., Ltd.

Sung-Joon Jang

Hyun-Moo Kim

Tae-Il Kim

Nam-su Ha

Jin-Hyo Kim

Hye-Sun Kim

Il-Hyun Cho

Jin-Kyoung Du

Ji-Hwan Park

Jung-Hwan Choi

A method and apparatus for controlling power in a low-power multi-core system, including receiving task information from an Operation System (OS) kernel upon start and end of a task, estimating a future CPU usage using a current CPU usage in the task information, monitoring memory-related information in the task information, comparing a change in the current CPU usage with the monitored memory-related information, establishing a policy for power control based on the estimated CPU usage and the monitored memory-related information, and controlling on/off of multiple cores according to the established policy. By doing so, it is possible to solve the problems caused by performing DPM using only the CPU usage.

Method and apparatus for controlling power in low-power multi-core system

A power control method of a Central Processing Unit (CPU) in a multi-core system. The power control method includes acquiring current usage information of the CPU and system information, estimating a CPU usage of a next time interval based on the acquired current usage information, calibrating the estimated CPU usage of the next time interval based on the acquired system information, and determining a power control mode based on at least one of the acquired system information and the calibrated CPU usage of the next time interval.

Apparatus and method for power control of a central processing unit in a multi-core system

Growing community of inventors

Wonju-si, South Korea

Sung-Joon Jang