Electronics and Telecommunications Research Institute

Sung In Jung

Young Ho Kim

Eun Ji Lim

Soo Young Kim

Kang Ho Kim

Dong Jae Kang

Jin Mee Kim

Seung Hyub Jeon

Yeon Jeong Jeong

Gyu Il Cha

Seung Jun Cha

Kwang Won Koh

Jeong Hwan Lee

Gyu Ii Cha

Disclosed is an apparatus and method of processing input and output in a multi-kernel system. A method of processing input and output in a multi-kernel system according to the present disclosure includes: setting a shared memory between a first kernel on a main processor and a lightweight kernel on a parallel processor; setting a data transmission and reception channel between the first kernel on the main processor and the lightweight kernel on the parallel processor using the shared memory; providing, on the basis of the data transmission and reception channel, an input/output task that occurs in the lightweight kernel to the first kernel on the main processor; processing, by the first kernel on the main processor, an operation corresponding to the input/output task; and providing a result of the processing to the lightweight kernel.

Method for processing input and output on multi kernel system and apparatus for the same

Scheduling threads in a system with many cores includes generating a thread map where a connection relationship between a plurality of threads is represented by a frequency of inter-process communication (IPC) between threads, generating a core map where a connection relationship between a plurality of cores is represented by a hop between cores, and respectively allocating the plurality of threads to the plurality of cores defined by the core map, based on a thread allocation policy defining a mapping rule between the thread map and the core map.

Method for scheduling threads in a many-core system based on a mapping rule between the thread map and core map

Disclosed is a software architecture supporting a large-capacity collective memory layer in a multi-node system by using a remote direct memory access technique and a software virtualization technique and a computing system performing computing processing by using the architecture. In particular, provided is a software architecture including: a memory region managing module collectively managing a predetermined memory region of a node, a memory service providing module providing a large-capacity collective memory service to a virtual address space in a user process, and a memory sharing support module supporting sharing of the large-capacity collective memory of the multi-node system.

Software architecture for service of collective memory and method for providing service of collective memory using the same

Disclosed is an apparatus for processing a remote page fault included in an optional local node within a cluster system configuring a large integration memory (CVM) by integrating individual memories of a plurality of nodes. The apparatus includes a memory including a CVM-map, a node memory information table, a virtual memory area, and a CVM page table, and a main controller mapping the large integration memory to an address space of a process when a user process requests memory allocation.

Apparatus for processing remote page fault and method thereof

Provided are a software reliability test method using selective fault activation, a test area restriction method, a workload generation method and a computing apparatus for testing software reliability using the same. The software reliability test method registers a test target module. The software reliability test method injects a fault into a fault injection target function when a caller of the fault injection target function is included in the registered module, in a case of calling the fault injection target function.

Software reliability test method using selective fault activation, test area restriction method, workload generation method and computing apparatus for testing software reliability using the same

A data transfer apparatus, system and method using the same are provided. A data transfer system according to an exemplary embodiment includes a user process space, a kernel space and a hardware space. A plurality of user processes are executed in the user process space. The kernel space includes a kernel thread. The hardware space performs an input/output according to the input/output request of the each user process. When input data based on the input request are received to the hardware space, the data transfer system checks whether the user process requesting the input is in an execution state, and allows the kernel thread to copy the input data from the kernel space to the user process space when the user process is in the execution state.

Data transfer apparatus, system and method using the same

A log-based FTL and an operating method thereof for improving performances of reading and writing operations to increase the lifetime of a flash memory. In the method, when a reading operation for an LBN and an LPN is requested, a PBN and a PPN corresponding to the LBN and the LPN are calculated with reference to a pagemap corresponding to the LBN. A physical page of a physical block corresponding to the PBN and the PPN is accessed so that a reading operation is performed. On the other hand, when a writing operation for the LBN and the LPN is requested, a PBN and a PPN for a free-page of a physical block last assigned for the LBN are calculated with reference to a blockmap. The physical page of the physical block corresponding to the PBN and the PPN is accessed, so that a writing operation is performed. The pagemap stores a PBN and a PPN, and the blockmap stores a PBN list and a PPN.

Growing community of inventors

Daejeon, South Korea

Sung In Jung