Raytheon Company

Sun-Chi Siu

Alan J Deerfield

A memory having an address generator in an intelligent port which generates address sequences specified by an array transformation operator in a programmable processor, thereby allowing a controlling processor to proceed immediately to the preparation of the next instruction in parallel with memory execution of a present instruction. The intelligent port of the memory creates complex data structures from input data arrays stored in memory and directs the transformation of the data structures into output data streams. The memory comprises a plurality of read-write memory banks and a bank of read-only memory interconnected through intelligent ports and busses to other units of the processor. An arbitration and switching network assigns memory banks to the intelligent ports.

Method and apparatus for addressing a memory by array transformations

A memory having an address generator which generates nested address sequences specified by an array transformation operator in a programmable processor, thereby allowing a controlling processor to proceed immediately to the preparation of the next instruction in parallel with memory execution of a complex present instruction. The address generator generates row and column indices specified by the array transformation operator comprising an initial reference point parameter, a boundary parameter and a plurality of displacement and length parameters expressed relative to the initial reference point. Address sequences for data representing a vector, matrix, or block are generated in a single memory in accordance with the factored series of nested addressing sequences specified by the array transformation.

Growing community of inventors

Marlboro, MA, United States of America

Sun-Chi Siu