Apple Inc.

Sukulpa Biswas

Gregory S Mathews

Lakshmi Narasimha Murthy Nukala

Thejasvi Magudilu Vijayaraj

A memory request management system may include a memory device and a memory controller. The memory controller may include a read queue, a write queue, an arbitration circuit, a read credit allocation circuit, and a write credit allocation circuit. The read queue and write queue may store corresponding requests from request streams. The arbitration circuit may send requests from the read queue and write queue to the memory device based on locations of addresses indicated by the requests. The read credit allocation circuit may send an indication of an available read credit to a request stream in response to a read request from the request stream being sent from the read queue to the memory device. The write credit allocation circuit may send an indication of an available write credit to a request stream in response to a write request from the request stream being stored at the write queue.

Growing community of inventors

Fremont, CA, United States of America

Sukulpa Biswas