Synopsys, Inc.

Sudeep Mondal

Paras Mal Jain

Anshu Malani

Rajarshi Mukherjee

Mohamed Shaker Sarwary

Maher Mneimneh

Fahim Rahim

Anshul Tuteja

Scott Cotton

A system and method for providing convergence centric coverage for clock domain crossing (CDC) jitter in simulation is described. The method includes, in part, defining one or more design constraints associated with the circuit design, determining at least one group of converging signals associated with the circuit design using the one or more design constraints, applying a multitude of jitters to clock domain crossing (CDC) paths of the at least one group of converging signals, and storing the jitters in a jitter database.

Convergence centric coverage for clock domain crossing (CDC) jitter in simulation

A method and a system for identifying glitches in a circuit are provided. The method includes identifying a sub-circuit that drives a net from a plurality of nets in a circuit, generating a glitch detection circuit comprising dual-rail encoding from the net to a signal driver of the sub-circuit, modifying the sub-circuit to include the glitch detection circuit, generating an optimized hardware design language (HDL) output file associated with the glitch detection circuit and the sub-circuit, and performing a simulation or a formal verification of the optimized HDL output file to determine whether a signal associated with the net glitches.

Verifying glitches in reset path using formal verification and simulation

Techniques for verification of integrated circuit design are disclosed. A design relating to an integrated circuit is received (). The design includes a first parameterized element and a second parameterized element (). The first parameterized element is identified as a do-not-care (DNC) element based on usage of the first parameterized element in the design (). A plurality of models relating to the design are generated by a processing device (). A first value of the first parameterized element is not varied during the generating, based on the identification of the first parameterized element as a DNC element (). A second value of the second parameterized element is varied during the generating ().

Clock domain crossing verification of integrated circuit design using parameter inference

A system and method for managing and composing verification engines and simultaneously applying such compositions to verify properties with design constraints allocates computing resources to verification engines based upon properties to be checked and optionally a user-specified budget. The verification engines are run in order to verify a received register transfer level (RTL) design description of a circuit according to user-specified assertions and constraints received by the system. The particular verification engines to be run are selected from a database of such engines and a run order is designated in sequential, parallel and distributed flows.

Growing community of inventors

Mountain View, CA, United States of America

Sudeep Mondal