Avago Technologies General IP (Singapore) Pte. Ltd.

Sudeep Ashok Pomar

Dechang Sun

Mai T MacLennan

Wei Zhang

Roy M Carlson

Embodiments provide improved memory bitcells, memory arrays, and memory architectures. In an embodiment, a memory array includes a plurality of memory cells to store data bits. Each of the plurality of memory cells includes a transistor having drain, source, and gate terminals, and a plurality of program nodes, each of the program nodes charged to a predetermined voltage and coupled to a respective one of a plurality of bit lines. For each memory cell in a subset of the plurality of memory cells, none of the plurality of program nodes is coupled to the drain terminal of the transistor to program the each memory cell in the subset of the plurality of memory cells to store at least one data bit, the at least one data bit is most occurred between the data bits.

Growing community of inventors

Chanhassen, MN, United States of America

Sudeep Ashok Pomar