Lsi Logic Corporation

Subodh Bhike

Alexander Y Tetelbaum

Ruben Salvador Molina

A method and computer program for static timing analysis includes receiving as input minimum and maximum stage delays for two corners of an integrated circuit design. A path slack for a setup timing check is calculated from the minimum and maximum stage delays as a function of net clock cycle interval T_clk, launch path delay T_LP, capture path delay T_CP, data path delay T_DP, and a first delay de-rating factor Y. A path slack for a hold timing check is calculated from the minimum and maximum stage delays as a function of the launch path delay T_LP, the capture path delay T_CP, the data path delay T_DP, and a second delay de-rating factor Y. The path slack calculated for the setup timing check and for the hold timing check is generated as output.

Growing community of inventors

Fremont, CA, United States of America

Subodh Bhike