Samsung Electronics Co., Ltd.

Su-Hyun Yun

Jae-Seung Choi

Jung-Hun Heo

Jong-pil Lee

An integrated circuit, a method of controlling an operation timing of a memory device, an application processor, and a power manager are provided. The application processor includes: a power manager configured to determine a first operating power level, from among a plurality of operating power levels, to determine a first timing margin corresponding to the first operating power level, to generate a first gray code signal indicating the first timing margin, and to output the first gray code signal; and a first memory device configured to adjust an operation timing according to the first timing margin indicated by the first gray code signal, wherein the power manager is configured to provide the first operating power level to the first memory device.

Growing community of inventors

Seoul, South Korea

Su-Hyun Yun