At+t Corp.

Steven C Avery

Alan H Kramer

Alexander G Dickinson

Thaddeus John Gabara

John Stewart Denker

Thomas R Wik

An energy efficient logic gate circuit design that provides a substantially constant load to a clock source regardless of logic signal inputs to, or outputs from, the gate. The gate provides two complementary outputs and utilizes cross-coupled transistors to ensure that the outputs remain valid (complementary) after the logic inputs become invalid. Two blocks, each having a node coupling to the clock source and performing complementary logic functions, in combination with diodes for recharging the outputs of the gate, present the constant load to the clock source.

Low energy differential logic gate circuitry having substantially

CMOS logic circuitry powered by the clock signals wherein the addition of strategically placed diodes enables the circuits to behave in an adiabatic-like fashion.

Growing community of inventors

Sylvania, Australia

Steven C Avery