Qualcomm Incorporated

Steve Hawley

Thomas J O'Brien

Stuart Pullen

Christian Gregory Sporck

Shadi Hawawini

Chunping Song

Aaron Melgar

VaraPrasad Arikatla

Seema Kumar

Jialei Xu

Neal L Horovitz

Shashank Prakash Mane

Giuseppe Pinto

Michael Bui

Varaprasad Arikatla

Thomas O'brien

Thomas O'BRIEN

Methods and apparatus for current sensing and error correction in a switched-mode power supply composed of a high-side transistor coupled to a low-side transistor are described. One example method generally includes capturing a current associated with the low-side transistor at a first time corresponding to the low-side transistor turning off; capturing a current associated with the high-side transistor at a second time corresponding to a first delay after the high-side transistor turns on; capturing the current associated with the high-side transistor at a third time corresponding to the high-side transistor turning off; and applying a first correction current to a current-summing node of the current-sensing circuit for a first interval based on the first delay, wherein the first correction current is based on the captured current associated with the low-side transistor at the first time and on the captured current associated with the high-side transistor at the second time.

Lossless average input and output current sensing in a switched-mode power supply

Certain aspects of the present disclosure provide apparatus and techniques for charging a multi-stack battery pack. For example, certain aspects provide a circuit for charging a battery pack having multiple battery cells. The circuit generally includes a voltage regulator circuit and charge pump circuitry having an input coupled to an output of the voltage regulator circuit, and an output coupled to a first battery charging terminal. In certain aspects, the first battery charging terminal may be configured to be coupled to a terminal of a first battery cell of the multiple battery of the battery pack.

Circuitry for charging a multi-stack battery pack

Certain aspects of the present disclosure generally relate to reducing the size of parallel charging circuits for charging a battery in a portable device, while still effectively providing input current sensing and reverse current blocking capabilities. One example battery charging circuit generally includes: (1) a first charging circuit comprising a first charging output connectable to a battery and a first converter to provide power to the first charging output; and (2) a second charging circuit comprising a second charging output connectable to the battery, a second converter to provide power to the second charging output, a first transistor coupled between an output of the second converter and the second charging output, and a current-sensing circuit coupled to the output of the second converter to sense a current through the first transistor.

Master-slave charging circuit with slave charger input current sensing and adaptive battery current limiting

The present disclosure includes a method of charging a battery. In one embodiment, the method comprises receiving, in a battery charging circuit on an electronic device, an input voltage having a first voltage value from an external power source. The battery charger is configured to produce a charge current having a first current value into the battery. The input current limit and/or duty cycle of the charger is monitored. Control signals may be generated to increase the first voltage value of the input voltage if either (i) the input current limit is activated or (ii) the duty cycle reaches a maximum duty cycle. The charger also receives signals indicating a temperature inside the electronic device and generates control signals to decrease the value of the input voltage when the temperature increases above a threshold temperature.

Systems and methods for charging a battery

A multi-phase (e.g., dual-phase) concurrent configuration of a power management component supports higher current levels to peripheral devices while maintaining acceptable thermal limits. A dual-phase integrated circuit (IC) having a first input/output (I/O) port coupled to a battery and a second I/O port coupled to an adapter and a peripheral device implements the configuration. The dual phase IC includes a dual-phase voltage regulator that selectively provide power (i) from the first I/O port to the second I/O port to provide power to the peripheral device or (ii) from the second I/O port to the first I/O port to provide power to the battery. A controller activates a boost phase to power the second I/O port in response to detecting a demand current of the peripheral device exceeds a maximum current available from the adapter.

Dual-phase operation for concurrently charging a battery and powering a peripheral device

Growing community of inventors

Emerald Hills, CA, United States of America

Steve Hawley