Mcdata Corporation

Stephen Trevitt

Robert H Grant

David Book

Joseph I Chamdani

Michael Paul Corwin

Jeffrey J Nelson

Jeffrey Nelson

A scalable solution to managing congestion in a network is disclosed. In one implementation, such a solution comprises a means for managing traffic including at least one flow monitor and a plurality of flow control regulators that together manage congestion within a network. Each of the flow control regulators monitor traffic at a corresponding ingress point and determine a state of the ingress point corresponding to the traffic monitored at the ingress point. Each flow control regulators forward the state (or information representative of the state) to the flow monitor. The flow monitor detects congestion based upon the states of the flow control regulators and, in the event of congestion, determines a target bandwidth for the ingress points. The flow monitor provides a control signal to at least one of the flow control regulators, and at least one of the flow control regulators control flows at its corresponding ingress point based upon the control signal received from the flow monitor.

Congestion management groups

A method and system for aggregating a plurality of links to simulate a unitary connection among one or more nodes in a fibre channel system includes means for striping data frames across the links. One or more programmable hardware mechanisms, operatively connectable to the links and to nodes in the fabric, also are provided. A program for collecting information about variable link characteristics is included. Programmable hardware mechanisms provide in-order delivery of data frames across the links despite the variable link characteristics.

Striping data frames across parallel fibre channel links

A method and apparatus are presented for operating a time slicing shared memory switch. The apparatus includes a bus for receiving a plurality of data frames in a respective plurality of input channels to the switch. A slice crosspoint applies the plurality of data frames to a shared memory in a time sliced manner. The time slice is established for each section of a shared memory to be staggered so that on any clock cycle, one memory portion is being accessed for writing at least some of the data frames and on a next clock cycle the memory portion is accessed for reading at least a portion of the data.

Low latency shared memory switch architecture

A Fiber Channel circuit ( ) has a Fiber Channel switch ( ) that receives data frames on input ports ( ) and writes the frames to a data storage device ( ) from an output port ( ) A port server ( ) backs up the frames to a data storage backup device ( ) by reading data volumes from the data storage device ( ) and writing backup copies of at least some of the read data volumes to the data storage backup device ( ) A data monitor ( ) receives the frame data from the output port and applies it to the data storage device ( ) The data monitor ( ) also applies it to the port server ( ) The port server ( ) identifies frames in the volume that have been changed during the backup process. The identified frames are either reread from the data storage array ( ), or from a memory ( ) associated with the port server ( ), and written to the data storage backup device ( ).

Growing community of inventors

Gormley, Canada

Stephen Trevitt