Pdf Solutions, Incorporated

Stmicroelectronics S.r.l.

Stefano Tonello

Christopher Hess

Brian E Stine

Dennis Ciplickas

Sherry F Lee

Rakesh Vallishayee

Ratibor Radojcic

Carlo Guardiani

Michael Tooher

Michele Quarantelli

Michele Squicciarini

Nicola Dragone

Stefano Zanella

Victor Kitch

Michel Quarantelli

Mark Zwald

Joshi Aniruddha

Angelo Rossoni

Joe Davis

Enrico Malavasi

Abdulmobeen Mohammad

A test cell for localizing defects includes a first active region, a second active region formed substantially parallel to the first active region, a third active region formed substantially parallel to the first and second active regions, a fourth active region formed between the first and second active regions, and a fifth active region formed between the second and third active regions. The fourth and fifth active regions are formed adjacent to opposite end portions of the second active region. The fourth and fifth active regions are also formed substantially perpendicular to the second active region.

Test cells for semiconductor yield improvement

A layout for devices under test formed on a semiconductor wafer for use in wafer testing includes a first array of devices under test and a first pad set formed adjacent to the first array. The first pad set includes a gate force pad, a source pad, and a drain pad. Each of the devices under test in the first array is connected to the gate pad of the first pad set. Each of the devices under test in the first array is connected to the source pad of the first pad set. Each of the devices under test in the first array is connected to the drain pad of the first pad set.

Layout for DUT arrays used in semiconductor wafer testing

An integrated circuit is designed to improve yield when manufacturing the integrated circuit, by obtaining a design element from a set of design elements used in designing integrated circuits. A variant design element is created based on the obtained design element, where a feature of the obtained design element is modified to create the variant design element. A yield to area ratio for the variant design element is determined. If the yield to area ratio of the variant design element is greater than a yield to area ratio of the obtained design element, the variant design element is retained to be used in designing the integrated circuit.

Designing an integrated circuit to improve yield using a variant design element

A semiconductor memory cell that includes a word line, two bit lines, a precharge line, and two cross-coupled inverters. Each of the inverters is formed by a P-channel transistor and an N-channel transistor. Additionally, a first access transistor selectively couples one bit line to the output of one inverter, and a second access transistor selectively couples the other bit line to the output of the other inverter. One terminal of the N-channel transistor of each of the inverters is connected to the precharge line. In a preferred embodiment, the access transistors are P-channel transistors and the gate terminal of each PMOS access transistor is connected to the word line. Additionally, the present invention provides a method of writing data to a semiconductor memory cell that is connected to a pair of bit lines.

Low power RAM memory cell using a precharge line pulse during write operation

Growing community of inventors

Breganze, Italy

Stefano Tonello