Cadence Design Systems, Inc.

Stefano Mano

Yumi Monma

Methods and systems are disclosed for optimizing compilation efforts for design debug based on formal analyses. The method includes accessing a circuit design, automatically determining a segment as being a design region of interest, identifying a behavior within the segment for performing at least one verification test, compiling the segment without compiling a remainder of the circuit design, and providing performance indicators corresponding to the behavior within the segment based on the segment as compiled.

Growing community of inventors

Carmo do Cajuru, Brazil

Stefano Mano