Tektronix, Inc.

Spiro Sassalos

Eric P Etheridge

Grigory Kogan

David J McKinney

A first comparison circuit compares an internally generated clock signal with a reference signal and produces a first error signal in response to timing differences between rising edges of the clock signal and the reference signal. A second comparison circuit compares the internally generated clock signal with the reference signal and produces a second error signal in response to timing differences between falling edges of the clock signal and the reference signal. The first and second error signals are applied to control inputs of a phase shifter chain to control delay in each stage to reduce the timing error with respect to each edge.

Growing community of inventors

Portland, OR, United States of America

Spiro Sassalos