Samsung Electronics Co., Ltd.

Sookyeom Yong

Yujin Kim

Bio Kim

Junggeun Jee

Kyong-Won An

Jaehyun Yang

Youngjun Cheon

Minju Lee

Sangyub Ie

A three-dimensional semiconductor memory device is provided. The device may include a first stack structure on a substrate including a cell array region and a connection region, a second stack structure on the first stack structure, a first vertical channel hole penetrating the first stack structure and partially exposing the substrate and a bottom surface of the second stack structure, on the cell array region, a second vertical channel hole penetrating the second stack structure and exposing the first vertical channel hole, on the cell array region, a bottom diameter of the second vertical channel hole being smaller than an top diameter of the first vertical channel hole, and a buffer pattern placed in the first vertical channel hole and adjacent to the bottom surface of the second stack structure.

Three-dimensional semiconductor memory devices

A semiconductor processing apparatus includes an outer tube, an inner tube in the outer tube and providing a process space, and a nozzle between the outer tube and the inner tube. The nozzle provides an internal passage. The inner tube provides a slit. The nozzle provides a plurality of holes. The plurality of holes are vertically spaced apart from each other. The slit vertically extends to expose at least two of the plurality of holes. The internal passage is connected to the process space through the slit and the plurality of holes.

Semiconductor processing apparatus and semiconductor processing method using the same

Growing community of inventors

Hwaseong-si, South Korea

Sookyeom Yong