Samsung Electronics Co., Ltd.

Soojoo Lee

Taejin Kim

Seongyoung Ryu

Hyunwoo Cho

Sengsub Chun

Jongil Hwang

A receiver circuit includes data lane modules, a clock lane module, a bias current controller and a link layer. Each of the data lane modules receive respective data signals. The clock lane module receives clock signals and provides each of the data lane modules with a respective divided clock signal among divided clock signals. The bias current controller controls a clock bias current. The link layer provides a bias control signal to the bias current controller and provides clock gating signals to the clock lane module, based on low power data signals and low power clock signals. The bias current controller, based on the bias control signal, provides the clock bias current having a first magnitude to the clock lane module in a second power mode and provides the clock bias current having a second magnitude to the clock lane module in a third power mode.

Growing community of inventors

Bucheon-si, South Korea

Soojoo Lee