Stmicroelectronics (rousset) Sas

Stmicroelectronics (grenoble 2) Sas

Silvia Brini

Sebastien Metzger

A processor interacts with a memory set including a cache memory, a first memory storing at least a first piece of information in a first information group, and a second memory storing at least a second piece of information in a second information group. In response to a first cache miss and following a first request from the processor for the first piece of information, the first piece of information obtained from the first memory is supplied to the processor. After a second request from the processor for the second piece of information, the second piece of information obtained from the second memory is supplied to the processor, even if the first information group is currently being transferred from the first memory for loading into the cache memory.

Growing community of inventors

Pisa, Italy

Silvia Brini