Infineon Technologies Ag

Silke Bargstädt-Franke

Harald Gossner

Kai Esmark

Philipp Riess

Martin Streibl

Martin Wendel

Wolfgang Stadler

A method for determining an ESD/latch-up strength of an integrated circuit includes producing an integrated circuit and a test structure using the same fabrication process. Electrical parameters at the test structure are measured and characteristic values associated with the integrated circuit are derived from the measured parameter values, wherein the characteristic values characterize an ESD or latch-up characteristic curve associated with the integrated circuit. The method further includes testing whether the characteristic values in each case lie within a predetermined range assigned to them, wherein the ranges are chosen such that a desired ESD/latch-up strength is present if the characteristic values in each case lie within their range.

Growing community of inventors

Munich, Germany

Silke Bargstädt-Franke