Apple Inc.

Siddhesh Gaiki

Michael R Seningen

Ajay Bhatia

Greg M Hess

Michael A Dreesen

A compute-memory circuit included in a computer system may include multiple compute data storage cells coupled to a compute bit line via respective capacitors. The compute data storage cells may store respective bits of a weight value. During a multiply operation, an operand may be used to generate a voltage level on a compute word line that is used to store respective amounts of charge on the capacitors, which are coupled to the compute bit line. The voltage on the compute bit line may be converted into multiple bits whose value is indicative of a product of the operand and the weight value.

Growing community of inventors

Cupertino, CA, United States of America

Siddhesh Gaiki