Micron Technology Incorporated

Amlogic Co., Limited

Round Rock Research, LLC

Keystone Technology Solutions, LLC

Shu-Sun Yu

Mark E Tuttle

John R Tuttle

David K Ovard

Robert R Rotzoll

George Edward Pax

James E O'Toole

Brian P Higgins

Kevin M Devereaux

Tyler A Lowrey

Ming Shi

Chieh-Yuan Chao

Weicheng Zhang

Wei-Hua Zou

Lei Wang

Tyler A Lowery

Haihong Zhao

Jinbao Lan

A dynamic element matching method for a multi-unit-element digital-to-analog converter having unit elements comprises several steps. An element selection probability is determined as a function of a number of the unit elements and a digital signal. Next, loop filter output signals are generated as a function of the determined element selection probability and control signals for the unit elements. Certain ones of the unit elements are selected as a function of the generated loop filter output signals. The selected certain ones of the unit elements are activated for output of the converter.

Dynamic element matching methods and apparatuses

Some embodiments of the present invention provide a method and apparatus for a Vernier ring time to digital converter having a single clock input and an all digital circuit that calculates a fixed delay relationship between a set of slow buffers and fast buffers. A method for calibrating a Vernier Delay Line of a TDC, comprising the steps of inputting a reference clock to a slow buffer and to a fast buffer, determining a delay ratio of the slow buffer and fast buffer; and adjusting the delay ratio of the slow buffer and fast buffer to a fixed delay ratio value wherein an up-down accumulator generates control signals to adjust the slow buffer.

Method and apparatus for Vernier ring time to digital converter with self-delay ratio calibration

An adaptive digital phase locked loop comprises: a digital configurable phase detector for receiving a reference signal and a feedback signal and for generating a detection signal indicative of a phase/frequency difference between the reference signal and the feedback signal; a configurable digital loop filter for filtering the DPFD detection signal; a digital locking monitor for monitoring polarity transitions of the detection signal and adaptively switching the locking modes and DCO tuning resolution; and a DCO for generating the feedback signal as a function of the detection signal.

Digital phase locked loop

A method for digital phase detection, comprises the steps of: providing a reference clock; receiving a feedback clock; determining a timing difference between the reference clock and the feedback clock; determining a polarity that indicates the leading or lagging relationship between the reference clock and the feedback clock; adaptively selecting one of at least two operating modes for generating a quantized level indicative of the timing difference, wherein in a first operating mode the quantized level is a constant maximum value and wherein in a second operating mode the quantized level is proportional to the timing difference; and generating a digital phase detection output as a combination of the polarity and the quantized level.

Digital phase and frequency detector

A radio frequency identification device includes an integrated circuit including a receiver, a transmitter, and a microprocessor. The receiver and transmitter together define an active transponder. The integrated circuit is preferably a monolithic single die integrated circuit including the receiver, the transmitter, and the microprocessor. Because the device includes an active transponder, instead of a transponder which relies on magnetic coupling for power, the device has a much greater range.

Radio frequency communications devices

Identification information is wirelessly communicated between radio frequency devices. In one embodiment, a first wireless device transmits a signal to request identification information. Other wireless devices are each affixed a respective item, and each of the other wireless devices determines if a reply signal is to be transmitted, and if so, communicates the reply signal to the first wireless device.

Method and apparatus for wireless communication of identification information between radio frequency devices

In one embodiment, a method includes transmitting a signal from a wireless transmitter to a radio frequency (RF) device of a plurality of RF devices within a communication range of the transmitter. The signal is to select a group of the RF devices. A reply signal is received from each RF device if the respective RF device determines that it is a member of the group.

Radio frequency identification apparatuses

To identify an RFID tag in a field of RFID tags, an interrogator sends a series of commands to implement an arbitration scheme. The commands include differentiation, selection, and modulation information. The tag uses the differentiation information to differentiate commands sent by the interrogator from commands sent by other interrogators that may be within communication range of the tag. The selection information is used by the tag to determine if the tag is a member of a group selected by the interrogator for response to the interrogator. If the tag is a member of the selected group, the tag may send a reply that is modulated using a modulation type selected by the modulation information. In accordance with one of the modulation types, one of three different pulse waveforms is selected by the interrogator via the modulation information to multiply with the baseband waveform of the reply from the tag.

System and method for identifying a radio frequency identification (RFID) device

Radio frequency data communications device

A radio frequency identification device comprises an integrated circuit including a receiver, a transmitter, and a microprocessor. The receiver and transmitter together define an active transponder. The integrated circuit is preferably a monolithic single die integrated circuit including the receiver, the transmitter, and the microprocessor. Because the device includes an active transponder, instead of a transponder which relies on magnetic coupling for power, the device has a much greater range.

An amplifier powered by a selectively engageable voltage source and a method for operating the amplifier. The amplifier includes first and second electrodes for receiving an input signal to be amplified. The first and second electrodes are adapted to be respectively connected to coupling capacitors. The amplifier also includes a differential amplifier having inputs respectively connected to the first and second electrodes, and having an output. The amplifier additionally includes selectively engageable resistances coupled between the voltage source and respective inputs of the differential amplifier and defining, with the coupling capacitors, the high pass characteristics of the circuit. The amplifier further includes second selectively engageable resistances coupled between the voltage source and respective inputs of the differential amplifier. The second resistances respectively have smaller values than the first mentioned resistances, and are engaged and then disengaged in response to the voltage source being engaged.

Growing community of inventors

Cupertino, CA, United States of America

Shu-Sun Yu