Samsung Electronics Co., Ltd.

Shu-Jiang Wang

Nyun-Tae Kim

Ki-Hong Kim

Hitoshi Okamura

Young-Gyu Kang

Soon-Bok Jang

Dae-Seung Jeong

Mi-jeong Kim

Duck Hyun Chang

Hwa-Su Koh

Ki-Mio Ueda

Kimio Ueda

A receiver with an equalizer and an equalizing method are disclosed. The method includes equalizing received serial data in the equalizer, detecting an error in equalized serial data output by the equalizer, and determining reset of the equalizer in relation to an error detection.

Receiver with equalizer and method of operation

The phase detection circuit may allow an operating speed of a semiconductor circuit to be increased irrespective of whether a combinational logic circuit within the semiconductor circuit operates at lower operating speeds. The phase detection circuit may adjust a data rate of an input data signal and selectively enable reference signals and error signals. The phase detection circuit may be included within a clock data recovery circuit.

Phase detection circuit and method thereof and clock recovery circuit and method thereof

A circuit for recovering a clock signal may include a frequency multiplier configured to generate a plurality of local clock signals, each having a different phase, based on a plurality of received global clock signals at a first frequency and each having a different phase. The local clock signals may be generated at a second frequency higher than the first frequency. The circuit may include a phase interpolator configured to generate a recovered clock signal at a given phase and at a third frequency, based on the generated local clock signals, and a phase shifter configured to adjust the phase of the recovered clock signal so as to synchronize the phase of the recovered clock signal with a phrase of input data that is input to the phase shifter.

Circuits and methods for recovering a clock signal

Growing community of inventors

Yongin-si, South Korea

Shu-Jiang Wang