International Business Machines Corporation

Shiraz Mohammad Zaman

Shakti Kapoor

Manoj Dusanapudi

Sunil Suresh Hatti

Vinod Bussa

Shubhodeep Roy Choudhury

Sampan Arora

Sandip Bag

Batchu Naga Venkata Satyanarayana

Testing real page number bits in a cache directory is provided. A specification of a cache to be tested is retrieved in order to test the real page number bits of the cache directory associated with the cache. A range within a real page number address of the cache directory is identified for performing page allocations using the specification of the cache. A random value x is generated that identifies a portion of the real page number bits to be tested. A first random value y is generated that identifies a first congruence class from a set of congruence classes within the portion of the cache to be tested. Responsive to the first congruence class failing to be allocated a predetermined number of times, one page size of memory for the first congruence class is allocated and a first allocation value is incremented by a value of 1.

Testing real page number bits in a cache directory

A system and method for creating multiple test case scenarios from one test case by shuffling the test case instruction order while maintaining relative sub test case instruction order intact is presented. A test case generator generates and provides a test case that includes multiple sub test cases to a test case executor. In turn, the test case executor recursively schedules and dispatches the test case with different shuffled instruction orders to a processor in order to efficiently test the processor. In one embodiment, the test case generator provides multiple test cases to the test case executor. In another embodiment, the test case generator provides test cases to multiple test case executors that, in turn, shuffle the test cases and provide the shuffled test cases to their respective processor.

System and method for re-shuffling test case instruction orders for processor design verification and validation

Growing community of inventors

Delhi, India

Shiraz Mohammad Zaman