Synopsys, Inc.

Shiraj Robi Dutta

Ashok Vittal

Nagaraja Ravindranath Rao

Pravin K Madhani

An efficient, gridless, cost-based coarse router having layer assignment for a computer controlled integrated circuit design. The coarse routing process is used during the wire routing phase of an integrated circuit design and fabrication process. During the coarse wire routing process, a number of obstructions are defined. Next, the horizontal and vertical passages between adjacent obstructions, through which wires may be routed, are determined. The costs for possible wire paths connecting a pair of pins are computed based upon wire density histograms associated with the various passages through which the paths traverse. The lowest cost path is then selected. In order to increase the processing speed, a pruning method is employed to minimize the number of possible paths to be considered. In some instances, there may be areas which are overly congested. For overly congested areas, a pseudo obstruction is artificially created by the coarse router. Thereby, it may be more cost effective to route a portion of the wire through multiple different metal layers. The histogram is then updated and the next wire is iteratively routed.

Growing community of inventors

Fremont, CA, United States of America

Shiraj Robi Dutta