Sony Corporation

Shinya Okada

Shigeru Inoue

An information processing apparatus includes a communication unit, an incoming data determining unit, and an audio processing command generator. The communication unit communicates with an external apparatus that splits outgoing audio data and sequentially sends transmission audio signals, each signal having a header and transmission audio data containing some of the split audio data with an appended first counter. The incoming data determining unit determines the existence of continuity-related errors in a received transmission audio signal, on the basis of the first counter, as well as a second counter contained in the header. The audio processing command generator selectively generates an audio processing command on the basis of the determination results in the incoming data determining unit, wherein the audio processing command stipulates audio data playback processing to be conducted in the event of an error.

Information processing apparatus, audio signal processing method, and program product

A digital recording apparatus for recording 1-bit digital audio data of a first sampling frequency on a recording medium in accordance with the recording format of multi-bit PCM data of a second sampling frequency includes a storage section to which input 1-bit digital audio data of the first sampling frequency is written; an encoder configured to read, from the storage section, the 1-bit digital audio data at a clock synchronized with the second sampling frequency and configured to convert the 1-bit digital audio data in such a manner that bits of the 1-bit digital audio data are arrayed in a 1-bit data area provided in the multi-bit PCM data that is in accord with the recording format; and a recorder configured to record data output from the encoder on the recording medium in accordance with the recording format.

Digital recording apparatus and method, digital reproduction apparatus and method, and digital data conversion apparatus

An audio input/output control apparatus, in which the speed difference between writing speed in writing audio data to a ring buffer and reading speed in reading out the audio data under a constant speed is calculated. When a read-address is forcibly changed according to the speed difference, between the signal level of the audio data corresponding to a read-address before the change and the signal level of the audio data corresponding to a read-address after the change, an address position at which the signal level change is less than a predetermined value is determined as a read-address after the change. So, the amount of signal processing can be significantly reduced, and the quality of audio data can be maintained.

Growing community of inventors

Kanagawa, Japan

Shinya Okada