Samsung Display Co., Ltd.

Electronics and Telecommunications Research Institute

Samsung Displayco., Ltd.

Shin Hyuk Yang

Jee Hoon Kim

Chi Sun Hwang

Kwang Soo Lee

Chun Won Byun

Byoung Gon Yu

Seung Youl Kang

Sung Min Yoon

Soon Won Jung

Kyoung Ik Cho

Doo Hee Cho

Sang Hee Park

Doo Hyun Kim

Yong Hoon Won

Hye Yong Chu

Hui Won Yang

Jae Seol Cho

A display device includes a substrate, a first and second bank patterns disposed on a substrate, a gate insulating layer overlapping the first bank pattern, a first transistor including a first and second electrodes disposed on the substrate with the first bank pattern interposed therebetween in a thickness direction, a first semiconductor pattern connected to the first electrode and the second electrode and disposed on a side surface of the first bank pattern, and a first gate electrode disposed to correspond to the first semiconductor pattern with the first semiconductor pattern and the gate insulating layer interposed therebetween, a light emitting element connected to the first transistor and having a first end part and a second end part, a first pixel electrode that contacts the first end part of the light emitting element, and a second pixel electrode that contacts the second end part of the light emitting element.

Display device and method of manufacturing the same

A display device comprises a repair circuit, and a repair circuit connection pattern extending across a pixel and the repair circuit. Each of a first and second subpixels comprises a light emitting element, a first transistor connected thereto, and a second transistor connected to a gate electrode of the first transistor. The repair circuit comprises first and second repair transistors connected to a gate electrode of the first repair transistor. A first source/drain electrode of the first transistor of each of the first and second subpixels is connected to the power line, a second source/drain electrode of the first transistor of each of the first and second subpixels overlaps the repair circuit connection pattern. A first source/drain electrode of the first repair transistor is connected to the power line, and a second source/drain electrode of the first repair transistor overlaps the first repair circuit connection pattern.

Display device with repair circuit for repairing a defective pixel

A transistor panel includes a channel region including an oxide of a first metal, a source region and a drain region, each including the first metal, wherein the channel region is disposed between the source and drain regions, and wherein the channel region is connected to the source and drain regions, an insulation layer disposed on the channel region, an upper electrode disposed on the insulation layer, an interlayer insulation layer disposed on the upper electrode, the source region and the drain region, and a barrier layer including a first portion disposed between the interlayer insulation layer and each of the source and drain regions, wherein the first portion of the barrier layer contacts each of the source and drain regions. The upper electrode and the barrier layer each comprise a second metal.

Transistor panel having a good insulation property and a manufacturing method thereof

A thin film transistor array substrate includes: a base substrate; a first transistor including a first electrode on a surface of the base substrate, a spacer, on the first electrode, a second electrode on the spacer, a first active layer contacting the first electrode, the spacer and the second electrode, and a first gate electrode opposite to the first active layer with a first insulating layer interposed therebetween; a storage capacitor including a first storage electrode integrally connected to the first electrode or the second electrode, and a second storage electrode opposite to the first storage electrode with the first insulating layer interposed therebetween, where the second storage electrode is integrally connected to the first gate electrode; and a second transistor electrically connected to the storage capacitor, where the second transistor includes a second active layer extending in a direction intersecting the base substrate.

Thin film transistor array substrate and fabricating method thereof

An exemplary embodiment of the present disclosure provides a transistor including: a drain electrode; a first insulating member on the drain electrode and having a tilted side wall; a source electrode on the first insulating member; an active member covering the tilted side wall of the first insulating member, a side wall of the source electrode, and a side wall of the drain electrode; a second insulating member covering the source electrode and the active member; and a gate electrode on the second insulating member and overlapping the active member, wherein the active member defines a first channel region adjacent to the drain electrode and a second channel region adjacent to the source electrode, and wherein a width of the first channel region may be greater than that of the second channel region.

Transistor, manufacturing method thereof, and display device including the same

Provided are a nonvolatile memory cell and a method of manufacturing the same. The nonvolatile memory cell includes a memory transistor and a driver transistor. The memory transistor includes a semiconductor layer, a buffer layer, an organic ferroelectric layer, and a gate electrode, which are disposed on a substrate. The driver transistor includes the semiconductor layer, the buffer layer, a gate insulating layer, and the gate electrode, which are disposed on the substrate. The memory transistor and the driver transistor are disposed on the same substrate. The nonvolatile memory cell is transparent in a visible light region.

Nonvolatile memory cell and method of manufacturing the same

Provided are a transparent nonvolatile memory thin film transistor (TFT) and a method of manufacturing the same. The memory TFT includes source and drain electrodes disposed on a transparent substrate. A transparent semiconductor thin layer is disposed on the source and drain electrodes and the transparent substrate interposed between the source and drain electrodes. An organic ferroelectric thin layer is disposed on the transparent semiconductor thin layer. A gate electrode is disposed on the organic ferroelectric thin layer in alignment with the transparent semiconductor thin layer. Thus, the transparent nonvolatile memory TFT employs the organic ferroelectric thin layer, the oxide semiconductor thin layer, and auxiliary insulating layers disposed above and below the organic ferroelectric thin layer, thereby enabling low-cost manufacture of a transparent nonvolatile memory device capable of a low-temperature process.

Transparent nonvolatile memory thin film transistor and method of manufacturing the same

Provided is a composition for an oxide semiconductor thin film and a field effect transistor (FET) using the composition. The composition includes from about 50 to about 99 mol % of a zinc oxide (ZnO); from about 0.5 to 49.5 mol % of a tin oxide (SnO); and remaining molar percentage of an aluminum oxide (AlO). The thin film formed of the composition remains in amorphous phase at a temperature of 400&#xb0; C. or less. The FET includes an active layer formed of the composition and has improved electrical characteristics. The FET can be fabricated using a low-temperature process without expensive raw materials, such as In and Ga.

Growing community of inventors

Yongin-si, South Korea

Shin Hyuk Yang