Synopsys, Inc.

Shih-Pin Hung

Chun-Cheng Chi

Sanjiv Mathur

Bing Chen

Sivakumar Arulanantham

Prakasha Karkada Holla

Kaichih Chi

Yi-Ting Chung

Anusha Reddy Sindhwala

Ashima Sahil Dabare

Kuan-Yu Liao

Srinivasan Krishnamurthy

Embodiments provide for building a global clock tree. In embodiments, an example method includes inserting clock drivers at symmetric locations in one or more hierarchy levels of a plurality of hierarchy levels of an integrated circuit (IC) design. The example method further includes generating one or more routes by routing one or more nets within or across the one or more hierarchy levels of the plurality of hierarchy levels. The example method further includes matching symmetric routes of the one or more routes at each of the one or more hierarchy levels irrespective of a number of physical hierarchies each associated net spans. The example method further includes placing one or more ports at one or more signal entry points where routes of the one or more routes cross physical hierarchy blocks.

Automated balanced global clock tree synthesis in multi level physical hierarchy

Techniques and systems for automatic net grouping and routing are described. Some embodiments can determine a set of net groups by automatically grouping nets that have (1) a same pin count, (2) a pin direction type that is in a predefined set of pin direction types, and (3) a pin order type that is in a predefined set of pin order types. Next, the embodiments can generate routing guidance by performing trunk planning for each net group. The embodiments can then perform detailed routing for each net in each net group by using the routing guidance.

Automatic net grouping and routing

Growing community of inventors

Zhubei, Taiwan

Shih-Pin Hung