Broadcom Corporation

Rocketick Technologies Ltd

Broadcom Israel Research, Ltd.

Other

Shay Mizrachi

Rafi Shalom

Uri Tal

Eliezer Aloni

Dov Hirshfeld

Tomer Ben-David

Eliezer Tamir

Amit Oren

Caitlin Bestler

Kobby Carmona

Ishay Geller

Aviv Greenberg

Assaf Grunfeld

Guy Corem

Ori Hanegbi

Ron Grinfeld

Ido Kasher

Merav Sicron

Ronen Gal

Kan (Frankie) Fan

Ariel Pickholz

Long Nguyen

Uri Elzur

Scott Sterling McDaniel

Patricia Ann Thaler

Steven B Lindsay

Daniel Stopler

Guy Rom

Pavel Anissimov

Arik Pickholz

Mcrav Sicron

Hav Khauv

Gilad Ayalonn

A method for design simulation includes partitioning a verification task of a design () into a first plurality of atomic Processing Elements (PEs&#x2014;) having execution dependencies (), each execution dependency specifying that a respective first PE is to be executed before a respective second PE. The method further includes computing an order for executing the PEs on a multiprocessor device (), which includes a second plurality of processors () operating in parallel and schedules the PEs for execution by the processors according to a built-in scheduling policy. The order induces concurrent execution of the PEs by different ones of the processors without violating the execution dependencies, irrespective of the scheduling policy. The PEs are executed on the processors in accordance with the computed order and the scheduling policy, to produce a simulation result. A performance of the design is verified responsively to the simulation result.

Simulation using parallel processors

A computing method includes accepting a definition of a computing task, which includes multiple Processing Elements (PEs) having execution dependencies. The computing task is compiled for concurrent execution on a multiprocessor device, by arranging the PEs in a series of two or more invocations of the multiprocessor device, including assigning the PEs to the invocations depending on the execution dependencies. The multiprocessor device is invoked to run software code that executes the series of the invocations, so as to produce a result of the computing task.

Efficient parallel computation of dependency problems

A method for design verification includes receiving a definition of a design of an integrated circuit device and at least one assertion of a property that is to be verified over the design. The definition is compiled into a graph of processing elements, including first processing elements that simulate operation of the device and at least one second processing element representing the at least one assertion. The at least one second processing element includes a hierarchical arrangement of at least one operator node and one or more leaf nodes corresponding to inputs of the at least one assertion. A simulation of the design is executed by triggering the processing elements in the graph in multiple, consecutive clock cycles and evaluating the property during execution of the simulation.

Verification of system assertions in simulation

A method includes accepting a simulation task for simulation by a simulator that controls multiple co-simulators. Each of the multiple co-simulators is assigned to execute one or more respective sub-tasks of the simulation task. The simulation task is executed by invoking each co-simulator to execute the respective assigned sub-tasks.

Parallel simulation using multiple co-simulators

Methods and systems for supplying power to multiple voltage islands using a single supply source are disclosed. Aspects of one method may include providing power to a first of a plurality of voltage islands, and individually controlling providing of power to each of a remaining portion of the plurality of voltage islands. For example, when an electronic system is first powered on, a low current voltage source may be used to supply power to a primary voltage island. As a higher current voltage source becomes available, power derived from the higher current voltage source may be provided to the primary voltage island and to secondary voltage islands. Power to each of the secondary voltage islands may be, for example, individually controlled via a power MOS transistor. The power MOS transistor may also be configured to allow a faster blocking time than unblocking time.

Method and system for supplying power to multiple voltage islands using a single supply source (SSS)

A method for design simulation includes partitioning a verification task of a design () into a first plurality of atomic Processing Elements (PEs-) having execution dependencies (), each execution dependency specifying that a respective first PE is to be executed before a respective second PE. The method further includes computing an order for executing the PEs on a multiprocessor device (), which includes a second plurality of processors () operating in parallel and schedules the PEs for execution by the processors according to a built-in scheduling policy. The order induces concurrent execution of the PEs by different ones of the processors without violating the execution dependencies, irrespective of the scheduling policy. The PEs are executed on the processors in accordance with the computed order and the scheduling policy, to produce a simulation result. A performance of the design is verified responsively to the simulation result.

A method for design simulation includes partitioning a verification task of a design into a first plurality of atomic Processing Elements (PEs) having execution dependencies, each execution dependency specifying that a respective first PE is to be executed before a respective second PE. The method further includes computing an order for executing the PEs on a multiprocessor device, which includes a second plurality of processors operating in parallel and schedules the PEs for execution by the processors according to a built-in scheduling policy. The order induces concurrent execution of the PEs by different ones of the processors without violating the execution dependencies irrespective of the scheduling policy. The PEs are executed on the processors in accordance with the computed order and the scheduling policy, to produce a simulation result. A performance of the design is verified responsively to the simulation result.

Certain aspects of a method and system for configuring a plurality of network interfaces that share a physical interface (PHY) may include a system comprising one or more physical network interface controllers (NICs) and two or more virtual NICs. One or more drivers associated with each of the virtual NICs that share one or more Ethernet ports associated with the physical NICs may be synchronized based on controlling one or more parameters associated with one or more Ethernet ports. One or more wake on LAN (WoL) patterns associated with each of the drivers may be detected at one or more Ethernet ports. A wake up signal may be communicated to one or more drivers associated with the detected WoL patterns. One of the drivers may be appointed to be a port master driver. If a failure of the appointed port master driver is detected, another driver may be appointed to be the port master driver.

Method and system for configuring a plurality of network interfaces that share a physical interface

A computing method includes accepting a definition of a computing task (), which includes multiple atomic Processing Elements (PEs&#x2014;) having execution dependencies (). Each execution dependency specifies that a respective first PE is to be executed before a respective second PE. The computing task is compiled for concurrent execution on a multiprocessor device (), which includes multiple processors () that are capable of executing a first number of the PEs simultaneously, by arranging the PEs, without violating the execution dependencies, in an invocation data structure () including a second number of execution sequences () that is greater than one but does not exceed the first number. The multiprocessor device is invoked to run software code that executes the execution sequences in parallel responsively to the invocation data structure, so as to produce a result of the computing task.

A network interface device for use with a host computer that includes a host processor and a memory, and which is configured to concurrently run a master operating system and at least one virtual operating system. The device includes a bus interface that communicates over a bus with the host processor and the memory, and a network interface, which is coupled to send and receive data packets carrying data over a packet network. A protocol processor is coupled between the bus interface and the network interface so as to convey the data between the network interface and the memory while performing protocol processing on the data packets under instructions from the at least one virtual operating system, while bypassing the master operating system.

Network interface device serving multiple host operating systems

Certain aspects of a method and system for transparent transmission control protocol (TCP) offload with best effort direct placement of incoming traffic are disclosed. Aspects of a method may include collecting TCP segments in a network interface card (NIC) processor without transferring state information to a host processor every time a TCP segment is received. When an event occurs that terminates the collection of TCP segments, the NIC processor may generate a new aggregated TCP segment based on the collected TCP segments. If a placement sequence number corresponding to the generated new TCP segment for the particular network flow is received before the TCP segment is received, the generated new TCP segment may be transferred directly from the memory to the user buffer instead of transferring the data to a kernel buffer, which would require further copy by the host stack from kernel buffer to user buffer.

Method and system for transparent TCP offload with best effort direct placement of incoming traffic

Certain aspects of a method and system for transparent transmission control protocol (TCP) offload are disclosed. Aspects of a method may include collecting TCP segments in a network interface card (NIC) processor without transferring state information to a host system. The collected TCP segments may be buffered in a coalescer. The coalescer may verify that the network flow associated with the collected TCP segments has an entry in a flow lookup table (FLT). When the FLT is full, the coalescer may close a current entry and assign the network flow to the available entry. The coalescer may also update information in the FLT. When an event occurs that terminates the collection of TCP segments, the coalescer may generate a single aggregated TCP segment based on the collected TCP segments. The aggregated TCP segment and state information may be communicated to the host system for processing.

Method and system for transparent TCP offload

Methods and systems for a fast drop recovery for a TCP connection are disclosed. Aspects of one method may include a receiving device on a network receiving an out-of-order data. The receiving device may then signal to a transmitting device on the network, which sent the out-of-order packet, to enter a congestion alleviation mode without waiting for a delay period. The network packet transfer may be via TCP protocol, for example. The delay period may comprise a retransmission time-out period if the receiving device does not save isles. If the receiving device does save one or more isles, the delay period may be a period associated with delayed ACK. The signal may comprise a TCP option and/or an available TCP flag. The signal may also comprise, for example, three duplicate ACKs. Other similar signals may be used for networks that use other protocols than TCP. Upon receiving out-of-order data, the receiving device may, for example, send the signal and then assert a signal-sent flag if it is not already asserted. When a new packet is received in order, the signal-sent flag may be de-asserted.

Growing community of inventors

Hod Hasharon, Israel

Shay Mizrachi