Marvell Asia Pte., Ltd.

Google Inc.

Cadence Design Systems, Inc.

Shay Gal-On

Srilatha Manne

Edward J McLellan

Alexander Rucker

Martin Guy Dixon

Christopher Rowen

Vologymyr Arbatov

Ori Isachar

The technology generally relates to systems and methods for performing in-field testing of processing cores within a system-on-chip (SoC), so as to identify faults, including those associated with silent data corruption. For example, an SoC may contain operational cores and spare cores. An operational core may be selected for testing while a spare core is used to replace the tested core. In addition, a spare core may be used to replace an operational core that has been determined to be corrupted.

Systems and methods for usage of spare cores in connection with in-field tests of operational cores

The size of a cache is modestly increased so that a short pointer to a predicted next memory address in the same cache is added to each cache line in the cache. In response to a cache hit, the predicted next memory address identified by the short pointer in the cache line of the hit along with an associated entry are pushed to a next faster cache when a valid short pointer to the predicted next memory address is present in the cache line of the hit.

Method of cache prefetching that increases the hit rate of a next faster cache

A computer implemented method and system for providing a Fast Fourier Transform (FFT) capability to a fixed point processor architecture is disclosed. In a first aspect the computer implemented method and system comprises providing an instruction set within the fixed point architecture. The instruction set includes a plurality of instructions to calculate at least one set of add operations within a FFT butterfly. The plurality of instructions are controlled by a mode register, wherein a plurality of vector register files and a scratch state memory provide input data to at the at least one set of add operations.

Instruction set to enable efficient implementation of fixed point fast fourier transform (FFT) algorithms

Growing community of inventors

Mountain View, CA, United States of America

Shay Gal-On