Taiwan Semiconductor Manufacturing Comp. Ltd.

Shau-Wei Lu

Kuo-Hung Lo

Kun-Hsi Li

Jordan Hsu

Ping-Wei Wang

Yu-Kuan Lin

Chang-Ta Yang

Kang-Yu Hsu

Yao-Chung Hu

Jui-Jen Wu

Hao Wei Chang

Robert Lo

Huai-Ying Huang

Tang-Hsuan Chung

George H Chang

Hao Yuan Chang

A Static Random Access Memory (SRAM) cell includes a write port including a first inverter including a first pull-up transistor and a first pull-down transistor, and a second inverter including a second pull-up transistor and a second pull-down transistor and cross-coupled with the first inverter; and a read port including a read pass-gate transistor and a read pull-down transistor serially connected to each. A first doped concentration of impurities doped in channel regions of the second pull-down transistor and the read pull-down transistor is greater than a second doped concentration of the impurities doped in a channel region of the first pull-down transistor, or the impurities are doped in the channel regions of the second pull-down transistor and the read pull-down transistor and are not doped in the channel region of the first pull-down transistor.

Eight-transistor static random access memory, layout thereof, and method for manufacturing the same

A static random access memory (SRAM) cell includes substrate, a first semiconductor fin, a first gate structure, a second semiconductor fin, and a second gate structure. The substrate has a first p-well and an n-well bordering the first p-well. The first semiconductor fin extends within the first p-well. The first gate structure extends across the first semiconductor fin and forms a first write-port pull-down transistor with the first semiconductor fin. The second semiconductor fin extends within the n-well. The second gate structure extends across the second semiconductor fin and forms a first write-port pull-up transistor with the second semiconductor fin. A channel region of the first write-port pull-down transistor has a higher doping concentration than a channel region of the first write-port pull-up transistor.

Static random access memory cell

A method for manufacturing a SRAM cell includes forming a first p-well in a semiconductor substrate; forming a first semiconductor fin extending within the first p-well; forming a first mask layer over the first semiconductor fin; patterning the first mask layer to expose a first channel region of the first semiconductor fin, while leaving a second channel region of the first semiconductor fin covered by the first mask layer; with the patterned first mask layer in place, doping the first channel region of the first semiconductor fin with a first dopant; after doping the first channel region of the first semiconductor fin, removing the first mask layer from the second channel region; and forming a first gate structure extending across the first channel region of the first semiconductor fin and a second gate structure extending across the second channel region of the first semiconductor fin.

Manufacturing method of static random access memory cell

A semiconductor device includes a substrate, a first transistor, and a second transistor. The first transistor is disposed on the substrate. The second transistor is disposed on the substrate. A gate of the first transistor and a gate of the second transistor are integrally formed, and the first transistor and the second transistor have different threshold voltages.

Semiconductor device and manufacturing method thereof

Eight-transistor static random-access memory, layout thereof, and method for manufacturing the same

A Static Random Access Memory (SRAM) Cell includes a first gate electrode layer covering a channel region of a read pull-down transistor, a second gate electrode layer covering channel regions of a first pull-down transistor and a first pull-up transistor, a third gate electrode layer covering a channel region of a second pass-gate transistor, a fourth gate electrode layer covering a channel region of a read pass-gate transistor, a fifth gate electrode layer covering a channel region of a first pass-gate transistor, and a sixth gate electrode layer covering channel regions of a second pull-down transistor and a second pull-up transistor. The first and second gate electrode layers are separated from each other by a first dielectric layer interposed therebetween, and are electrically connected to each other by a first interconnection layer formed thereon.

Static random access memory

A write assist cell includes a first pull-down circuit configured to transfer data from a first bit line to a second bit line during a write operation. The write assist cell further includes a second pull-down circuit configured to transfer data from a third bit line to a fourth bit line during a read operation, wherein the write operation and the read operation occur simultaneously. A memory device includes a memory array, the memory array comprises a first bit line and a second bit line. The memory device further includes a write assist cell connected to the memory array, wherein the write assist cell is configured to transfer data from the first bit line in a write operation to the second bit line in a read operation, and the write operation and the read operation occur simultaneously. The memory device further includes a multiplexer connected to the write assist cell.

Memory write assist

A memory includes a memory cell, two word lines coupled to the memory cell, two bit lines coupled to the memory cell, and a write assist cell. The write assist cell is configured to transfer data of one bit line in a write operation to the other bit line in a read operation when one word line is used for the write operation, the other word line is used for the read operation, and the two word lines are asserted simultaneously.

Growing community of inventors

Taoyuan, Taiwan

Shau-Wei Lu