Richwave Technology Corp.

Shao-Wei Peng

A logic circuit includes an input terminal for receiving an input signal, a first output terminal for outputting a first output signal, a second output terminal for outputting a second output signal, and three inverting circuits. A first inverting circuit is coupled between the input terminal and the first output terminal and includes a first depletion mode transistor. The first depletion mode transistor includes a second terminal coupled to a first node. A second inverting circuit is coupled between the first inverting circuit and the first output terminal and includes a second depletion mode transistor. The second depletion mode transistor includes a second terminal coupled to a second node. A third inverting circuit is coupled between the input terminal and the second output terminal. A first node voltage at the first node is lower than a second node voltage at the second node.

Growing community of inventors

Taipei, Taiwan

Shao-Wei Peng