Skhynix Inc.

Seung Il Kim

Min Ho Her

Dong Hyun Kim

Youn Ho Jung

Jae Min Lee

Yong Ho Kim

Seon Young Choi

Sung Ho Kim

Myoung Kyun Kim

Won Gyu Park

A memory device configured to select a page having a probability that uncorrectable error correction codes (UECC) will occur by comparing a reference current with a sensing current, and configured to perform a read reclaim operation or an additional pulse applying operation on the corresponding page according to the comparison.

Memory device and operating method of the memory device

In a memory controller for controlling a memory device including a memory block coupled to a plurality of word lines, the memory block including a plurality of memory cells respectively coupled to the plurality of word lines, the memory controller comprising: an operating time calculator configured to calculate program operating times taken to perform a program operation on the memory cells respectively coupled to the plurality of word lines; and an operating voltage determiner configured to determine an erase voltage to be used to erase a memory block by comparing a first program operating time, among the program operating times calculated by the operating time calculator, with the other program operating times, except the first program operating time, among the program operating times.

Memory controller

A memory controller controls a memory device including a plurality of memory blocks and a plurality of power modules respectively providing voltages to a plurality of word line groups, the memory controller comprising: a fail block detector detecting fail blocks on which an erase operation has failed among the plurality of memory blocks, and detecting fail word line groups among a plurality of word line groups included in each of the fail blocks; a fail block manager detecting, among the plurality of power modules, a defective power module providing the voltages to two or more fail word line groups each included in a different fail block among the fail blocks; and a power defect controller controlling the memory device such that the defective power module is changed to another power module among the plurality of power modules.

Storage device and method of operating the same

The present technology relates to a storage device and a method of operating the same. The storage device includes a memory controller configured to generate and output a get parameter command set, including normal addresses and a dummy address, during a parameter read operation, and a memory device configured to, in response to the get parameter command set, read parameter data that is stored in a CAM block and store the read parameter data in target registers corresponding to the normal addresses. The memory device stores dummy data in a dummy register corresponding to the dummy address.

The present disclosure relates to an electronic device. A storage device includes a memory device configured to include a plurality of memory cells and a memory controller configured to determine a read voltage for a read operation to be performed on the memory device according to whether the read operation is a cache read operation.

Storage device and operating method thereof

Provided herein may be a memory controller and a method of operating the same. The memory controller may include a read operation controller configured to provide a read command to a memory device and receive read data corresponding to the read command, a read fail determiner configured to determine, based on the read data, whether a read operation has passed or failed, and to generate read information including a result of the read operation and information about performance of the read operation and a read fail processor configured to select, based on the read information, one of a read retry operation, among a plurality of read retry operations, to be performed on the selected page and an operation of setting a control time for a bit line coupled to the selected page, and to control the memory device to perform the selected operation.

Memory controller and method of operating the same for processing the failed read operation

The present technology relates to a memory system and a method of operating the memory system. The memory system includes a memory device including a plurality of memory blocks, the memory device configure to perform on each of the plurality of memory blocks at least one of a program operation, a read operation, or an erase operation in response to an internal command; and a controller in communication with a host and the memory device and configured to receive a request from the host and generate the internal command in response to the request from the host, the controller further configured to control the memory device to perform a stress check operation on a first memory block of the plurality of memory blocks in which the program operation has been completed.

Memory system and method of operating memory system

The memory controller controls a memory device. The controller is configured to determine to perform a target operation on a first memory block and determine an activation voltage level transferred to a block word line based on block state information of a second memory block.

Memory device, memory controller, and storage device including memory device and memory controller

A method of operating a controller that controls an operation of a semiconductor memory device includes controlling the semiconductor memory device to perform an operation for a selected memory block, determining whether or not the operation is successful, and compensating for a change in a threshold voltage distribution of select transistors by changing an operation voltage applied to the select transistors included in the selected memory block, based on whether or not the operation is successful.

Semiconductor memory device, memory system including controller, and method of operating controller

A memory controller for controlling a memory device including a register for storing a plurality of parameters includes: a register information storage configured to store the plurality of parameters as a plurality of setting parameters, a register controller configured to provide the memory device with a parameter change command for requesting a selected parameter to be changed to a set value, and acquire, from the memory device, Cyclic Redundancy Check (CRC) calculation information on the plurality of parameters including the selected parameter, a CRC reference information generator configured to generate CRC reference information on the plurality of setting parameters including at least one setting parameter changed to the set value, and a CRC information comparator configured to determine whether an error is included in the plurality of parameters according to a comparison result between the CRC calculation information and the CRC reference information.

A memory system includes a memory device including a first memory region of higher density storage and a second memory region of lower density storage; and a controller configured to control the memory device to sequentially perform a backup program operation to the second memory region and perform coarse program and fine program operations to the first memory region for each of data chunks, wherein the controller controls, for at least two among the data chunks, the memory device to first perform the coarse program and then perform the fine program operation, and wherein the controller controls the memory device to perform the backup program operation without a program verify process.

Provided herein may be a memory device, a memory system having the memory device, and a method of operating the memory device. The memory device may include a memory cell array configured to store data, a peripheral circuit configured to perform a program operation on the memory cell array, and a control logic configured to perform the program operation by controlling the peripheral circuit and to perform a status check operation after the program operation. Here, the control logic may be configured to, based on a determination that the status check operation has passed, perform a number-of-program pulses comparison operation by comparing a number of program pulses used in the program operation to a first preset range.

Memory device generating status signal, memory system including the memory device, and method of operating memory device

In a memory device having improved reliability, the memory device includes: a memory cell array including memory cells; a program operation controller configured to perform a program operation on the memory cells to any one state among first to nth states; a voltage generator configured to generate operating voltages respectively corresponding to the first to nth states in the program operation; a verify operation controller configured to verify whether the program operation performed on selected memory cells to a kth state, has been completed, and count a number of over-programmed memory cells having a threshold voltage greater than a threshold voltage corresponding to the kth state among the selected memory cells; and an over-program manager configured to increase operating voltages corresponding to (k+1)th to nth states to be greater than default values according to the number of over-programmed memory cells.

Growing community of inventors

Chungcheongbuk-do, South Korea

Seung Il Kim