Samsung Electronics Co., Ltd.

Seonghwa Park

Jaehyun Lee

Jonghan Lee

Dabok Jeong

Donghyuk Yeom

Kwan Heum Lee

Jongha Park

Hongbae Park

Minseok Jo

Jaehoon Woo

Sechan Lim

Kwanheum Lee

Junkyum Kim

Sohyun Seo

A semiconductor device may include first and second active regions on a substrate, first and second insulating structures on the first and second active regions, respectively, vertically stacked channel layers on each of the first and second insulating structures, first and second gate structures intersecting the first and second active regions, respectively, and surrounding the channel layers, first and second source/drain regions doped with different conductivity-type impurities, the first and second source/drain regions being on sides of the first and second gate structures, respectively, and contacting the channel layers, and at least a portion of each of the first and second insulating structures extending upwardly along a side surface of a corresponding one of the first and second source/drain regions.

Semiconductor device

A semiconductor device includes a first gate pattern and a second gate pattern on a substrate, the first gate pattern and the second gate pattern being spaced apart from each other, and a separation pattern that separates the first gate pattern and the second gate pattern from each other. The first gate pattern includes a first high-k dielectric pattern and a first metal-containing pattern on the first high-k dielectric pattern, the first metal-containing pattern covering a sidewall of the first high-k dielectric pattern. The second gate pattern includes a second high-k dielectric pattern and a second metal-containing pattern on the second high-k dielectric pattern, and the separation pattern is in direct contact with the first metal-containing pattern and spaced apart from the first high-k dielectric pattern.

Semiconductor device including fin field effect transistor with separation layer

Disclosed are a semiconductor device and a method of fabricating the same. The semiconductor device includes an active pattern on a substrate, a device isolation layer provided on the substrate to define the active pattern, a pair of source/drain patterns on the active pattern and a channel pattern therebetween, the channel pattern including semiconductor patterns which are stacked and are spaced apart from each other, a gate electrode crossing the channel pattern, and a gate spacer on a side surface of the gate electrode. The gate spacer located on the device isolation layer includes an upper portion with a first thickness and a lower portion with a second thickness. The second thickness is larger than the first thickness, and the lower portion of the gate spacer is located at a level lower than the uppermost one of the semiconductor patterns.

Semiconductor device and method of fabricating the same

A semiconductor device includes; an active pattern on a substrate, a source/drain pattern on the active pattern, a channel pattern connected to the source/drain pattern and including semiconductor patterns spaced apart in a vertical stack, and a gate electrode extending across the channel pattern. The semiconductor patterns includes a first semiconductor pattern and a second semiconductor pattern. The gate electrode includes a first part between the substrate and the first semiconductor pattern and a second part between the first semiconductor pattern and the second semiconductor pattern. A width of the first part varies with a depth of the first part, such that a width of a middle portion of the first part is less than a width of a lower portion of the first part and a width of an upper portion of the first part.

Semiconductor device with channel pattern formed of stacked semiconductor regions and gate electrode parts

An integrated circuit semiconductor device includes a first region including a first transistor and a second region in contact with the first region in a second direction. The first transistor includes a first active fin extending in a first direction, a first gate dielectric layer extending from the first active fin onto a first isolation layer in the second direction, and a first gate electrode on the first gate dielectric layer. The second region includes a second transistor including a second active fin extending in the first direction, a second gate dielectric layer extending from the second active fin onto a second isolation layer in the second direction, and a second gate electrode on the second gate dielectric layer. The integrated circuit semiconductor device includes a gate dielectric layer removal region proximate a boundary between the first region and the second region.

Integrated circuit semiconductor device and method of manufacturing the same

Semiconductor device including fin field effect transistor

Growing community of inventors

Seoul, South Korea

Seonghwa Park