Altera Corporation

Scott James Brissenden

Junaid Asim Khan

Paul McHardy

Ryan Fung

Ketan Padalia

Gabriel Quan

Dai Le

A method for implementing physical optimizations includes performing physical optimizations on a first reference version of a design, maintaining a computer-readable list of the physical optimizations, and during a subsequent compile for a second version of the design: identifying matching cells, nets, or both between the first reference version of the design and the second version of the design; and restoring at least a subset of the physical optimizations in the second version of the design by reading the computer-readable list of the physical optimizations and applying the subset to a computer-readable description of the second version of the design.

Method and apparatus for performing fast incremental physical design optimization

In one embodiment, a computer-implemented method includes performing retiming using a first circuit design to determine one or more variations to the first circuit design, identifying one or more source registers that are involved in one or more unsuccessful retiming moves due to initial conditions conflicts, and recommending, via a graphical user interface, one or more corrective actions to the one or more source registers to avoid the initial conditions conflicts and improve performance of the one or more variations.

Overcoming retiming limitations due to initial conditions conflicts

A method for designing a system on a target device includes generating a first netlist for a first version of the system after performing synthesis in a first compilation. Optimizations are performed on the first version of the system during placement and routing in the first compilation resulting in a second netlist. A third netlist is generated for a second version of the system after performing synthesis in a second compilation. A hybrid netlist is generated from the first, second, and third netlists. Incremental placement and routing are performed on portions of the hybrid netlist that are new to the first compilation.

A method for designing a system on a target device is disclosed. The system is synthesized. The system is partitioned into a plurality of logical sections utilizing information derived from synthesizing the system and prior to performing placement of the system on the target device. Other embodiments are described and claimed.

Method and apparatus for automatic hierarchical design partitioning

Circuitry for an efficient configuration data management is presented. The circuitry includes an encoding circuit that compares configuration data of a circuit design with base configuration data of a base circuit design. The encoding circuit compresses a difference between the configuration data and the base configuration data to produce compressed configuration data. The compressed configuration data can be stored in a storage circuit. For a purpose of implementing the circuit design in an integrated circuit, a decoding circuit can retrieve the compressed configuration data from the storage circuit, decompress the compressed configuration data, and compare a result of the decompression operation with the base configuration data to restore the configuration data. The restored configuration data can serve to program configuration memory bits on the integrated circuit, thereby implementing the circuit design.

Efficient integrated circuits configuration data management

Circuitry for efficient configuration data management is presented. The circuitry includes an encoding circuit that compares configuration data of a circuit design with base configuration data of a base circuit design. The encoding circuit compresses the difference between the configuration data and the base configuration data to produce compressed configuration data. The compressed configuration data can be stored in a storage circuit. For a purpose of implementing the circuit design in an integrated circuit, a decoding circuit can retrieve the compressed configuration data from the storage circuit, decompress the compressed configuration data, and compare the result of a decompression operation with the base configuration data to restore the configuration data. The restored configuration data can serve to program configuration memory bits on the integrated circuit, thereby implementing the circuit design.

Growing community of inventors

Toronto, Canada

Scott James Brissenden