Matsushita Electric Industrial Co., Ltd.

Satoshi Oyama

Masaaki Higashida

Yoshihiro Morioka

Tatsushi Bannai

Hiroshi Mitani

Minoru Nishioka

When a packet data is transmitted, a sync pattern comprising 'q' words ('q'=m+n) is added to the data. The &#x2018;q&#x2019; words is formed by combining a fixed pattern comprising &#x2018;m&#x2019; words (&#x2018;m&#x2019; is an integer greater than 0) with plural types of variable patterns each comprising &#x2018;n&#x2019; words (&#x2018;n&#x2019; is an integer greater than 1). In this case, a bit structure included in at least two consecutive packets should include different types of variable patterns.

Method and apparatus for data transmission, and method and apparatus for data reception

This invention presents an apparatus for composing an ATM wrapper transmission block capable of handling plural pieces of program information transmitted in SDTI or IP packet commonly by a low overhead. Since the ATM wrapper transmission block conforms to both AAL1 system and AAL5 system, sequential connection is possible by changing over the AAL1 transmission and AAL5 transmission in the ATM wrapper layer. Further, by the AAL5 system, live transmission output of minimum transmission delay, and contribution output free from error can be issued at the same time, and therefore the error is corrected by referring to the reception data in the former, and the error is corrected by re-sending the error position data in the latter.

Growing community of inventors

Hyogo, Japan

Satoshi Oyama