Nec Corporation

Fujitsu Takamisawa Component Limited

Satoshi Katoh

Takeshi Okuyama

Hideo Miyazawa

Akira Okada

Junichi Akama

Yasuyuki Miki

Moriyuki Ueno

Hirofumi Yanagisawa

Akira Inoue

Manabu Shimizu

Tadashi Kumamoto

Yukihiro Maitani

An image correction device includes a scene belonging rate computation unit that computes, from the feature value of an input image, a plurality of scene belonging rates each of which prescribes a probability with which the input image belongs to each category scene; an unknown scene belonging rate specification unit that specifies an unknown scene belonging rate prescribing a probability with which the input image belongs to an unknown scene; a by-scene correction parameter memory unit that stores by-scene correction parameters; a correction parameter combination unit that computes a combined correction parameter that is the weighted average of the correction parameters using the plurality of scene belonging rates and the unknown scene belonging rate; and an image correction unit that performs image correction processing for the input image using the combined correction parameter.

Image correction method, image correction device, and program

An image sensing apparatus in which an AD converter has a quantization bit count that can be modified, thereby reducing the power consumption of a digital signal processing circuit. The processing bit count of the digital signal processing circuit is made identical to the modified AD bit count. This provides improved image quality and reduced power consumption in the entire system.

Image sensing apparatus with image quality mode setting and digital signal processor

An image taking apparatus, which can reduce the power consumption of the total system of the image taking apparatus without deteriorating image quality when an image is displayed on a liquid crystal display (LCD), is provided. In the image taking apparatus, the quantization bit number at an analog to digital (A/D) converter and the signal processing bit number at a digital signal processor (DSP) are variable. With this, at an LCD displaying mode that video signals are displayed on the LCD, the quantization bit number at the A/D converter is reduced and also the signal processing bit number at the DSP is reduced to the same bit number at the A/D converter. With this operation, at the LCD displaying mode, the power consumption at the A/D converter and the DSP is reduced, therefore the power consumption of the total system of the image taking apparatus is largely reduced.

Image taking apparatus with an A/D converter and DSP with variable quantization bit numbers

A mobile terminal such as a portable telephone accesses a map database server connected to the Internet, and positional data, destination, etc. acquired from a GPS receiver mounted on the mobile terminal are cataloged in the map database server. The results of a search for a route, route indication, etc. are received from the map database server in the form of a voice, a simplified map, or both a voice and a simplified map and are indicated on a display of the mobile terminal. By virtue of the above construction, a navigation system can be realized which can eliminate the need to update map data, is low in price, has no need to provide an installation space, has low power consumption, and can be simply and easily utilized.

Navigation system using mobile terminal

To provide a solid-state image sensor, wherein no field adjustment of timing pulse phases used in the signal processor or of signal balances is needed, and noise performance is more improved, with a simple, miniaturized and economical configuration, a solid-state image sensor () of the invention comprises: a CCD () configured on a semiconductor chip for generating a CCD signal according to an optical image focused on a sensor area thereof; an on-chip signal processor () configured on the semiconductor chip by way of the same fabrication process with the CCD including a noise reduction circuit for eliminating noises from the CCD signal, an AGC circuit for amplifying output of of the noise reduction circuit; and a timing pulse generator () configured on the semiconductor chip by way of the same fabrication process with the CCD () for generating timing pulses used the on-chip signal processor. The on-chip signal processor () of the solid-state image sensor () may further comprise an A/D converter for converting output of the AGC circuit into a digital signal.

Solid-state camera including a charge coupled device

A connector for an electronic device has a plug with signal contacts and ground contacts arranged in an alternating sequence in two parallel rows. A shield portion is provided on each ground contact so as to cover an area around adjacent signal contacts so as to reduce crosstalk between adjacent signal contacts.

Connector having a shield for signal contacts

A connector assembly for balanced transmission includes a plug connector wherein a plurality of plug-type contact element arrays extend parallel to each other and a plug-type ground plate is disposed between neighboring plug-type contact element arrays, and a jack connector wherein a plurality of jack-type contact element arrays extend parallel to each other and a jack-type ground contact elements for the plug-type ground plate are disposed between neighboring jack-type contact element arrays.

Plug connector, jack connector and connector assembly

An electrical connector has a connector main unit having terminals extending outward in substantially a straight line from a resin mold disposed therein, a housing shielding the connector main unit, the housing having an opening in a bottom side surface through which the connector main unit is inserted and mounted therein, two opposed sides of the housing being joined along a seam line, and a fixing mechanism formed by fitting together the connector main unit and the housing so that the two opposed sides of the housing do not come apart at the seam line.

Electrical connector having a fixing mechanism and method for manufacturing said electrical connector

A cable connector having a contact terminal member, a housing formed from a single sheet of metal having top, side wall and bottom portions so as to form a box enclosing the contact terminal member, a cable connector insertion port formed at a front end of the housing, and a plurality of integrated legs integrally formed with the housing and disposed so as to extend in a downward direction from side rear edges of the bottom portion of the housing, the integrated legs to be inserted in a plurality of holes formed on a printed circuit board, the connector having a front integrated leg integrally formed with the housing and disposed so as to extend in a downward direction from a bottom edge of the cable connector insertion port, the front integrated leg to be inserted in a hole formed on the printed circuit board so as to fixedly mount a front end of the connector on the printed circuit board.

Electrical connector

A signal processor connected to a charge-coupled device includes a plurality of delay lines with different delay times connected to a node on a signal line extending from the charge-coupled device to an output terminal of the signal processor, and a selector connected to the plurality of delay lines for selecting an optimum one of the plurality of delay lines. As a result, an effective signal time period of a time delay-free signal inputted into an input terminal of a selected one of the delay lines is superimposed with a field through time period of a delayed signal reciprocally transmitted through the selected one of the delay lines and returned to the input terminal of the selected one of the delay lines.

Signal processor for charge coupled device

A method and a circuit for producing good edge crispening effect by an out-of-green method is not affected by the colors of the subject imaged by a color image sensor. The edge crispening circuit includes first and second arithmetic units, a comparator, and a decision circuit. The first arithmetic unit calculates the ratio of the magnitude of an input blue (B) signal to the magnitude of an input green (G) signal. The second arithmetic unit calculates the ratio of the magnitude of an input red (R) signal to the magnitude of the green (G) signal. The comparator compares these two ratios and selects a larger one. The decision means compares the coefficient selected by the comparator means with a reference value &agr; and produces a coefficient k. The magnitudes of the edge crispening signal to be added to the R, G, B signals, respectively, are determined from the coefficient k. Finally, weighted edge crispening signals are added to the R, G, B signals, respectively.

Method of edge crispening in color image sensor and circuit for carrying out the same

A total of 2 N-1 serially connected delay circuits sequentially delay a digital image signal, where N is a positive integer, and a total of N-1 adders each respectively add a pair of delayed signals output from (N.+-.k)-th ones of the 2 N-1 delay circuits, where k is an arbitrary positive integer such that k&lt;N, while a selector is responsible for a boost frequency to select an output signal of one of the N-1 adders. A first multiplier multiplies the selected signal by a first coefficient, a second multiplier multiplies an output signal of an N-th one of the 2 N-1 delay circutis by a second coefficient, and another adder synthesizes output signals of the first and second multipliers.

Growing community of inventors

Tokyo, Japan

Satoshi Katoh