Panasonic Intellectual Property Management Co., Ltd.

Panasonic Corporation

Nuvoton Technology Corporation Japan

Satoru Ito

Takumi Mikawa

Shinichi Yoneda

Satoru Fujii

Yoshio Kawashima

Koji Katayama

Yukio Hayakawa

Kazuhiko Shimakawa

Susumu Akamatsu

Kazunari Homma

Atsushi Himeno

Yoshiya Moriyama

Hideaki Murase

Hiroshi Ohkawa

Koichi Kawashima

A hydrogen sensor includes a first electrode that is a planar electrode; a second electrode that is a planar electrode facing the first electrode and includes an exposed portion to be exposed to a gas containing hydrogen; a metal oxide layer disposed between the two facing surfaces of the first electrode and the second electrode and having the resistance value that is changed by the exposed portion being exposed to the gas; a first terminal, a second terminal, and a heat dissipation portion spaced apart from each other; one or more first vias provided above the second electrode and electrically connected to the first terminal and the second electrode; one or more second vias provided above the second electrode and electrically connected to the second terminal and the second electrode; and one or more third vias above the second electrode and in contact with the heat dissipation portion.

Hydrogen sensor

A gas sensor includes a gas detecting element that includes a first electrode, a metal oxide layer, and a second electrode; and a first insulating film that has an opening allowing the second electrode to be partially exposed therethrough and covers the first electrode, the metal oxide layer, and another part of the second electrode. The metal oxide layer has a characteristic where its resistance value changes as the second electrode makes contact with gas molecules including hydrogen atoms. A first step is provided at a portion lying on an interface between the metal oxide layer and the second electrode and located within the opening as viewed in plan view. A local region is provided in the metal oxide layer and near the first step. A degree of oxygen deficiency of the local region is greater than a degree of oxygen deficiency of other regions in the metal oxide layer.

Gas sensor, method of manufacturing gas sensor, and fuel cell vehicle

A nonvolatile memory element including: a first electrode; a second electrode; a variable resistance layer that is between the first electrode and the second electrode and includes, as stacked layers, a first variable resistance layer connected to the first electrode and a second variable resistance layer connected to the second electrode; and a side wall protecting layer that has oxygen barrier properties and covers a side surface of the variable resistance layer. The first variable resistance layer includes a first metal oxide and a third metal oxide formed around the first metal oxide and having an oxygen deficiency lower than that of the first metal oxide, and the second variable resistance layer includes a second metal oxide having an oxygen deficiency lower than that of the first metal oxide.

Nonvolatile memory element, nonvolatile memory device, nonvolatile memory element manufacturing method, and nonvolatile memory device manufacturing method

A nonvolatile memory device includes: a pair of first wirings extending in a first direction; a second wiring extending in a second direction crossing the first direction; a pair of third wirings extending in the second direction; and a fourth wiring located between the pair of the third wirings. The nonvolatile memory device has four resistance-change elements each which is provided adjacent to respective four crossing areas in which each of the pair of first wirings intersects with each of the pair of third wirings, and a first contact plug disposed at an intersection of two diagonals of a virtual tetragon defined by the four resistance-change elements. Two transistors arranged in the second direction, among four transistors, share each one first main terminal located between the pair of the first wirings, the shared each one first main terminal being connected to the second wiring.

Nonvolatile memory device

A method of manufacturing a non-volatile memory element includes forming a first electrode; forming a variable resistance layer; and forming a second electrode. Forming the variable resistance layer includes forming a third metal oxide layer having a third metal oxide, forming a second metal oxide layer having a second metal oxide, and forming a first metal oxide layer e having a first metal oxide; wherein the variable resistance layer reversibly changes its resistance value in response to an electric signal applied between the first electrode and the second electrode; the first metal oxide is lower in degree of oxygen deficiency than the third metal oxide; the second metal oxide is lower in degree of oxygen deficiency than the third metal oxide; the third metal oxide is an oxygen-deficient metal oxide; and the first metal oxide layer is different in density from the second metal oxide layer.

Manufacturing method of non-volatile memory element, non-volatile memory element, and non-volatile memory device

A method of manufacturing a non-volatile memory device comprises: forming a first electrode layer; a variable resistance material layer, a second electrode layer; and a hard mask layer, forming a first resist mask extending in a first direction on the hard mask layer; forming a first hard mask extending in the first direction by etching the hard mask layer using the first resist mask; forming a second resist mask extending in a second direction, on the first hard mask such that the width of the second resist mask is greater than the width of the first resist mask; forming a second hard mask by etching the first hard mask using the second resist mask; and forming a variable resistance element by patterning, by etching the second electrode layer, the variable resistance material layer and the first electrode layer using the second hard mask.

Manufacturing method of nonvolatile memory device and nonvolatile memory device

A nonvolatile memory device includes a plurality of nonvolatile memory elements each having an upper electrode, a variable resistance layer, and a lower electrode; a first insulating layer embedding the plurality of nonvolatile memory elements, and ranging from a lowermost part of the lower electrode to a position higher than an uppermost part of the upper electrode in each of the nonvolatile memory elements; a second insulating layer being formed on the first insulating layer, and having an average size of vacancies larger than an average size of vacancies included in the first insulating layer, or having an average carbon concentration higher than an average carbon concentration of the first insulating layer; and a conductive layer penetrating the second insulating layer and a part of the first insulating layer and being connected to at least one of the upper electrodes included in the nonvolatile memory elements.

Nonvolatile memory device and method of manufacturing the same

A non-volatile memory device comprises first wires on and above a first plane; second wires extending in a direction crossing the first wires, on and above a second plane, third wires extending in parallel with the second wires on and above a fourth plane, and memory cells provided to correspond to three-dimensional cross-points of the first wires and the third wires, respectively, each of the memory cells including a transistor and a variable resistance element, the transistor including a first main electrode, a second main electrode, and a control electrode, the variable resistance element being placed on and above a third plane and including a lower electrode, an upper electrode and a variable resistance layer, wherein the upper electrode is connected to corresponding one of the third wires; and further comprises a first contact plug extending from the first main electrode to the second plane and connected to corresponding one of the second wires; a second contact plug extending from the second main electrode to the second plane; and a third contact plug extending from the second contact plug and connected to the lower electrode; wherein the second main electrode and the lower electrode are connected to each other via the second contact plug and the third contact plug.

Non-volatile memory device having bit lines and source lines arranged in parallel and manufacturing method thereof

Provided is a nonvolatile semiconductor memory device including a variable resistance element in which a parasitic resistance between the lower electrode and the variable resistance layer included in the variable resistance element is reduced. The nonvolatile semiconductor memory device includes: a substrate; and a variable resistance elementformed on the substrate, wherein the variable resistance elementincludes a lower electrode layer formed on the substrate, a variable resistance layer formed on the lower electrode layer, and an upper electrode layer formed on the variable resistance layer, the lower electrode layer includes at least a first conductive layer and a second conductive layer which is formed on the first conductive layer and is in contact with the variable resistance layer, and the first conductive layer includes an oxidatively degraded layer which is formed on an upper surface of the first conductive layer due to oxidization of the first conductive layer.

Nonvolatile semiconductor memory device and method of manufacturing the same

A first MIS transistor and a second MIS transistor of the same conductivity type are formed on an identical semiconductor substrate. An interface layer included in a gate insulating film of the first MIS transistor has a thickness larger than that of an interface layer included in a gate insulating film of the second MIS transistor.

Semiconductor device

A nonvolatile memory element includes a first electrode, a second electrode, and a variable resistance layer positioned between the first electrode and the second electrode. The variable resistance layer has a resistance state which reversibly changes based on an electrical signal applied between the first electrode and the second electrode. The variable resistance layer includes a first variable resistance layer having a first metal oxide and a second variable resistance layer having a second metal oxide. The second variable resistance layer includes a metal-metal bonding region including a metal bond of metal atoms included in the second metal oxide, and the second metal oxide has a low degree of oxygen deficiency and a high resistance value compared to the first metal oxide.

Growing community of inventors

Hyogo, Japan

Satoru Ito